? Enhancing Security of FPGA-Based Embedded Systems with Combinational Logic Binding
Journal of Computer Science and Technology
Quick Search in JCST
 Advanced Search 
      Home | PrePrint | SiteMap | Contact Us | FAQ
 
Indexed by   SCIE, EI ...
Bimonthly    Since 1986
Journal of Computer Science and Technology 2017, Vol. 32 Issue (2) :329-339    DOI: 10.1007/s11390-017-1700-8
Computer Architecture and Systems Current Issue | Archive | Adv Search << Previous Articles | Next Articles >>
Enhancing Security of FPGA-Based Embedded Systems with Combinational Logic Binding
Ji-Liang Zhang1,2, Member, CCF, ACM, IEEE, Wei-Zheng Wang3, Xing-Wei Wang1, Zhi-Hua Xia4
1 Software College, Northeastern University, Shenyang 110169, China;
2 Key Laboratory of Computer Network and Information Integration(Southeast University), Ministry of Education Nanjing 210096, China;
3 Department of Computer and Communication Engineering, Changsha University of Science and Technology Changsha 410014, China;
4 School of Computer and Software, Nanjing University of Information Science and Technology, Nanjing 210044, China

Abstract
Reference
Related Articles
Download: [PDF 418KB]     Export: BibTeX or EndNote (RIS)  
Abstract With the increasing use of field-programmable gate arrays (FPGAs) in embedded systems and many embedded applications, the failure to protect FPGA-based embedded systems from cloning attacks has brought serious losses to system developers. This paper proposes a novel combinational logic binding technique to specially protect FPGA-based embedded systems from cloning attacks and provides a pay-per-device licensing model for the FPGA market. Security analysis shows that the proposed binding scheme is robust against various types of malicious attacks. Experimental evaluations demonstrate the low overhead of the proposed technique.
Articles by authors
Ji-Liang Zhang
Wei-Zheng Wang
Xing-Wei Wang
Zhi-Hua Xia
Keywordscloning attack   reverse engineering   FPGA (field-programmable gate array) security   hardware security     
Received 2016-04-17;
Fund:

This work is supported by the National Natural Science Foundation of China under Grant Nos. 61602107, 61572123, 61303042, and the Fundamental Research Funds for the Central Universities of China under Grant No. N161704006.

About author: Ji-Liang Zhang received his Ph.D. degree in computer science and technology from Hunan University, Changsha, in 2015. In 2013 2014, he worked as a research scholar at the Maryland Embedded Systems and Hardware Security Laboratory, University of Maryland, College Park. He is currently an associate professor in the Department of Information Security, Software College, Northeastern University, Shenyang. He authored over 30 papers in refereed international conferences and journals such as IEEE-TIFS, ACM-TODAES, IEEE-TVLSI, ACM/IEEE Design Automation Conference and so on. His research interests include hardware/hardware-assisted security, field programmable gate array, embedded system and emerging technologies.
Cite this article:   
Ji-Liang Zhang, Wei-Zheng Wang, Xing-Wei Wang, Zhi-Hua Xia.Enhancing Security of FPGA-Based Embedded Systems with Combinational Logic Binding[J]  Journal of Computer Science and Technology, 2017,V32(2): 329-339
URL:  
http://jcst.ict.ac.cn:8080/jcst/EN/10.1007/s11390-017-1700-8
Copyright 2010 by Journal of Computer Science and Technology