Journal of Computer Science and Technology
Quick Search in JCST
 Advanced Search 
      Home | PrePrint | SiteMap | Contact Us | FAQ
Indexed by   SCIE, EI ...
Bimonthly    Since 1986
Journal of Computer Science and Technology 2014, Vol. 29 Issue (4) :692-712    DOI: 10.1007/s11390-014-1460-7
Computer Architectures and Systems Current Issue | Archive | Adv Search << Previous Articles | Next Articles >>
Performance Metrics and Models for Shared Cache
Chen Ding1 (丁晨), Xiaoya Xiang1 (向晓娅), Bin Bao1 (包斌), Hao Luo1 (罗昊), Ying-Wei Luo2 (罗英伟), and Xiao-Lin Wang2 (汪小林)
1. Department of Computer Science, University of Rochester, Rochester, NY 14627-0226, U.S.A.;
2. School of Electronics Engineering and Computer Science, Peking University, Beijing 100871, China

Related Articles
Download: [PDF 2584KB]     Export: BibTeX or EndNote (RIS)  
Abstract Performance metrics and models are prerequisites for scientific understanding and optimization. This paper introduces a new footprint-based theory and reviews the research in the past four decades leading to the new theory. The review groups the past work into metrics and their models in particular those of the reuse distance, metrics conversion, models of shared cache, performance and optimization, and other related techniques.
Articles by authors
Chen Ding
Xiaoya Xiang
Bin Bao
Hao Luo
Ying-Wei Luo
Xiao-Lin Wang
Keywordsmemory performance metric   cache sharing   reuse distance     

The work is partially supported by the National Natural Science Foundation of China (NSFC) under Grant No. 61232008, the NSFC Joint Research Fund for Overseas Chinese Scholars and Scholars in Hong Kong and Macao under Grant No. 61328201, the National Science Foundation of USA under Contract Nos. CNS-1319617, CCF-1116104, CCF-0963759, an IBM CAS Faculty Fellowship and a research grant from Huawei. Any opinions, findings, and conclusions or recommendations expressed in this paper are those of the authors and do not necessarily reflect the views of the funding organizations.

About author: Chen Ding received his Ph.D. degree from Rice University, M.S. degree from Michigan Technological University, and B.S. degree from Beijing University, all in computer science before joining University of Rochester in 2000. His research received young investigator awards from NSF and DOE. He co-founded the ACM SIGPLAN Workshop on Memory System Performance and Correctness (MSPC) and was a visiting researcher at Microsoft Research and a visiting associate professor at MIT. He is an external faculty fellow at IBM Center for Advanced Studies.
Cite this article:   
Chen Ding, Xiaoya Xiang, Bin Bao, Hao Luo, Ying-Wei Luo, and Xiao-Lin Wang.Performance Metrics and Models for Shared Cache[J]  Journal of Computer Science and Technology, 2014,V29(4): 692-712
Copyright 2010 by Journal of Computer Science and Technology