? An Efficient Network-on-Chip Router for Dataflow Architecture
Journal of Computer Science and Technology
Quick Search in JCST
 Advanced Search 
      Home | PrePrint | SiteMap | Contact Us | FAQ
 
Indexed by   SCIE, EI ...
Bimonthly    Since 1986
Journal of Computer Science and Technology 2017, Vol. 32 Issue (1) :11-25    DOI: 10.1007/s11390-017-1703-5
Special Section on Dataflow Architecture Current Issue | Archive | Adv Search << Previous Articles | Next Articles >>
An Efficient Network-on-Chip Router for Dataflow Architecture
Xiao-Wei Shen1,2(申小伟), Student Member, CCF, Xiao-Chun Ye1,*(叶笑春), Member, CCF, Xu Tan1,2(谭旭), Student Member, CCF, Da Wang1(王达), Member, CCF, Lunkai Zhang3(张轮凯), Wen-Ming Li1(李文明), Member, CCF, Zhi-Min Zhang1(张志敏), Senior Member, CCF, Dong-Rui Fan1(范东睿), Senior Member, CCF, and Ning-Hui Sun1(孙凝晖), Fellow, CCF
1 State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences Beijing 100190, China;
2 School of Computer and Control Engineering, University of Chinese Academy of Sciences, Beijing 100049, China;
3 Department of Computer Science, The University of Chicago, IL 60637, U.S.A

Abstract
Reference
Related Articles
Download: [PDF 6335KB]     Export: BibTeX or EndNote (RIS)  
Abstract Dataflow architecture has shown its advantages in many high-performance computing cases. In dataflow computing, a large amount of data are frequently transferred among processing elements through the network-on-chip (NoC). Thus the router design has a significant impact on the performance of dataflow architecture. Common routers are designed for control-flow multi-core architecture and we find they are not suitable for dataflow architecture. In this work, we analyze and extract the features of data transfers in NoCs of dataflow architecture:multiple destinations, high injection rate, and performance sensitive to delay. Based on the three features, we propose a novel and efficient NoC router for dataflow architecture. The proposed router supports multi-destination; thus it can transfer data with multiple destinations in a single transfer. Moreover, the router adopts output buffer to maximize throughput and adopts non-flit packets to minimize transfer delay. Experimental results show that the proposed router can improve the performance of dataflow architecture by 3.6x over a state-of-the-art router.
Articles by authors
Xiao-Wei Shen
Xiao-Chun Ye
Xu Tan
Da Wang
Lunkai Zhang
Wen-Ming Li
Zhi-Min Zhang
Dong-Rui Fan
Ning-Hui Sun
Keywordsmulti-destination   router   network-on-chip   dataflow architecture   high-performance computing     
Received 2016-09-02;
Fund:

This work was supported by the National High Technology Research and Development 863 Program of China under Grant No. 2015AA01A301, the National Natural Science Foundation of China under Grant No. 61332009, the National HeGaoJi Project of China under Grant No. 2013ZX0102-8001-001-001, and the Beijing Municipal Science and Technology Commission under Grant Nos. Z15010101009 and Z151100003615006.

Corresponding Authors: Xiao-Chun Ye     Email: yexiaochun@ict.ac.cn
About author: Xiao-Wei Shen received his Bachelor's degree in computer science and technology from the School of Computer Science and Technology, Huazhong University of Science and Technology, Wuhan, in 2010. He is currently a Ph. D. candidate in University of Chinese Academy of Sciences, Beijing. His main research interests include processor micro-architecture and high-performance computer systems.
Cite this article:   
Xiao-Wei Shen, Xiao-Chun Ye, Xu Tan, Da Wang, Lunkai Zhang, Wen-Ming Li, Zhi-Min Zhang, Dong-Rui Fan, Ning-Hui Sun.An Efficient Network-on-Chip Router for Dataflow Architecture[J]  Journal of Computer Science and Technology, 2017,V32(1): 11-25
URL:  
http://jcst.ict.ac.cn:8080/jcst/EN/10.1007/s11390-017-1703-5
Copyright 2010 by Journal of Computer Science and Technology