• Articles • 上一篇    下一篇

On GID-Testable Two-Dimensional Iterative Arrays

黄维康; F.Lombard;   

  1. Dept.of Electrical Engineering; Fudan Univereity; Shanghai 200433; Dept.of Computer Science; Texas A&M Universitg; College Station; Texas 77843-3112; USA;
  • 出版日期:1994-01-10 发布日期:1994-01-10

On GID-Testable Two-Dimensional Iterative Arrays

Huang WeiKang; F.Lombard;   

  1. Dept.of Electrical Engineering; Fudan Univereity; Shanghai 200433; Dept.of Computer Science; Texas A&M Universitg; College Station; Texas 77843-3112; USA;
  • Online:1994-01-10 Published:1994-01-10

A new approach is presented for easily testable two-dimensional iterative arrays.It is an improvment on GI-testability (Group Identical testability) and is referred to as GID-testability (Group Identical and Different testability). In a GID-testable twodimensional array, the primary x and y outputs are organized into groups and every group has more than one output. This is similar to the GI-testable arrays. However,GID-testability not only ensures that identical test responses can be obtained from every out…

关键词: chaining, pipelining, mutual exclusion, high-level synthesis, lower bound estimation

Abstract: A new approach is presented for easily testable two-dimensional iterative arrays.It is an improvment on GI-testability (Group Identical testability) and is referred to as GID-testability (Group Identical and Different testability). In a GID-testable twodimensional array, the primary x and y outputs are organized into groups and every group has more than one output. This is similar to the GI-testable arrays. However,GID-testability not only ensures that identical test responses can be obtained from every out…

Key words: lower bound estimation, chaining, pipelining, mutual exclusion, high-level synthesis



[1] Sridhar T, Hayes J P. A functional approach to testing bit-sliced microprocessors. IEEE Trans.on Comput, 1981, C-30(8): 563-670.

[2] Sridhar T, Hayes J P. Design of easily-testable bit-sliced systems. IEEE Trans.on Comput, 1981, C-30(11): 842-854.

[3] Friedman A D. Easily testable iterative arrays. IEEE Trans.on Comput, 1976, C-25(6): 605-613. ……….
[1] . [J]. , 2004, 19(6): 0-0.
[2] . [J]. , 2004, 19(5): 0-0.
[3] . [J]. , 2004, 19(5): 0-0.
[4] . [J]. , 2003, 18(5): 0-0.
[5] . [J]. , 2003, 18(2): 0-0.
[6] . [J]. , 2002, 17(6): 0-0.
[7] 李晓维; 张英相;. High Level Synthesis for Loop-Based BIST[J]. , 2000, 15(4): 338-345.
[8] . [J]. , 2000, 15(4): 0-0.
[9] 颜宗福; 刘明业;. The RTL Binding and Mapping Approach of VHDL High-Level Synthesis System HLS/BIT[J]. , 1996, 11(6): 562-569.
[10] 王剑;. Trace Software Pipelining[J]. , 1995, 10(6): 481-490.
[11] Kian-Lee Tan;. Optimization of Multi-Join Queries in Shared-Nothing Systems[J]. , 1995, 10(2): 149-162.
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!
版权所有 © 《计算机科学技术学报》编辑部
本系统由北京玛格泰克科技发展有限公司设计开发 技术支持:support@magtech.com.cn
总访问量: