Computer Architecture and Systems

Under Construction

默认 最新文章 浏览次数
合并摘要 显示图片
Ontology-Based Semantic Cache in AOKB    
ZHENG Hong (郑红), LU Ruqian (陆汝钤), JIN Zhi (金芝) and HU Sikang (胡思康)
  2002,17(5 ):0 -0. 
摘要  (8469 PDF(pc) (311KB)(1527 收藏
相关文章多维度评价
An Effective Feedback Control Mechanism for DiffServ Architecture    
WANG Chonggang (王重钢), LONG Keping (隆克平), YANG Jian (杨健) and CHENG Shiduan (程时端)
  2002,17(4 ):0 -0. 
摘要  (1725 PDF(pc) (588KB)(1378 收藏
相关文章多维度评价
A Novel Computer Architecture to Prevent Destruction by Viruses    
GAO Qingshi(高庆狮),HU Yue(胡月),LI Lei(李磊),CHEN Xu(陈绪)
  2002,17(3 ):0 -0. 
摘要  (3447 PDF(pc) (259KB)(1515 收藏
相关文章多维度评价
Optimum Tactics of Parallel Multi-Grid Algorithm with Virtual Boundary Forecast Method Running on a Local Network with the PVM Platform    
GUO Qingping(郭庆平),Yakup Paker,ZHANG Shesheng(章社生),Dennis Parkinson and WEI Jianing(卫佳宁)
  2000,15(4 ):0 -0. 
摘要  (2046 PDF(pc) (276KB)(1287 收藏
相关文章多维度评价
Forecasting the Efficiency of Test Generation Algorithms for Combinational Circuits    
XU Shiyi(徐拾义)and Tukwasibwe Justaf Frank
  2000,15(4 ):0 -0. 
摘要  (2267 PDF(pc) (303KB)(1660 收藏
相关文章多维度评价
Forecasting the Efficiency of Test Generation Algorithms for Combinational Circuits    
徐拾义; Tukwasibwe Justaf Frank;
  2000,15(4 ):326 -337. 
摘要  (3408 PDF(pc) (530KB)(1380 收藏
参考文献相关文章多维度评价
Optimum Tactics of Parallel Multi-Grid Algorithm with Virtual Boundary Forecast Method Running on a Local Network with the PVM Platform    
郭庆平; Yakup Paker; 章社生; Dennis Parkinson; 卫加宁;
  2000,15(4 ):355 -359. 
摘要  (3125 PDF(pc) (125KB)(1162 收藏
参考文献相关文章多维度评价
Bounded Algebra and Current-Mode Digital Circuits    
吴训威;
  1999,14(6 ):551 -557. 
摘要  (3051 PDF(pc) (314KB)(1363 收藏
参考文献相关文章多维度评价
Orthogonal Drawings of Graphs for the Automation of VLSI Circuit Design    
刘彦佩;
  1999,14(5 ):447 -459. 
摘要  (3037 PDF(pc) (323KB)(1370 收藏
参考文献相关文章多维度评价
Reference Implementation of Scalable I/O Low-Level API on Intel Paragon    
孙凝晖;
  1999,14(3 ):206 -223. 
摘要  (3117 PDF(pc) (800KB)(1350 收藏
参考文献相关文章多维度评价
On Dependability of Computing Systems    
徐拾义;
  1999,14(2 ):116 -128. 
摘要  (3018 PDF(pc) (282KB)(1312 收藏
参考文献相关文章多维度评价
Out-of-Order Execution in Sequentially Consistent Shared-Memory Systems:Theory and Experiments    
胡伟武; 夏培肃;
  1998,13(2 ):125 -140. 
摘要  (3511 PDF(pc) (704KB)(1693 收藏
参考文献相关文章多维度评价
A Framework of Memory Consistency Models    
胡伟武; 施巍松; 唐志敏;
  1998,13(2 ):110 -124. 
摘要  (3357 PDF(pc) (644KB)(1299 收藏
参考文献相关文章多维度评价
A Lock-Based Cache Coherence Protocol for Scope Consistency    
胡伟武; 施巍松; 唐志敏; 李明;
  1998,13(2 ):97 -109. 
摘要  (3224 PDF(pc) (1125KB)(2338 收藏
参考文献相关文章多维度评价
A Multiagent Dynamic interaction Testbed:Theoretic Framework, System Architecture and Experimentation    
王学军; 石纯一;
  1997,12(2 ):121 -132. 
摘要  (2801 PDF(pc) (512KB)(1530 收藏
参考文献相关文章多维度评价
Scheduling PVM Tasks    
鞠九滨; 王勇; 尹玉;
  1997,12(2 ):167 -176. 
摘要  (3020 PDF(pc) (198KB)(1293 收藏
参考文献相关文章多维度评价
DYNAMEM-A Microarchitecture for Improving Memory Disambiguation at Run-Time    
王显著; 廖恒; 李三立;
  1996,11(6 ):589 -600. 
摘要  (2904 PDF(pc) (268KB)(1269 收藏
参考文献相关文章多维度评价
A Neural Network Appraoch to Fault Diagnosis in Analog Circuits    
尉乃红; 杨士元; 童诗白;
  1996,11(6 ):542 -550. 
摘要  (3367 PDF(pc) (209KB)(1368 收藏
参考文献相关文章多维度评价
The Methodology of Testability Prediction for Sequential Circuits    
徐拾义; 陈斯;
  1996,11(6 ):529 -541. 
摘要  (2990 PDF(pc) (568KB)(1355 收藏
参考文献相关文章多维度评价
NONH:A New Cache-Based Coherence Protocol for Linked List Structure DSM System and Its Performance Evaluation    
房至一; 鞠九滨;
  1996,11(4 ):405 -415. 
摘要  (3358 PDF(pc) (464KB)(1235 收藏
参考文献相关文章多维度评价
Embedding Binary Tree in VLSI/WSI Processor Array    
陈宗汉;
  1996,11(3 ):326 -336. 
摘要  (2577 PDF(pc) (465KB)(1170 收藏
参考文献相关文章多维度评价
A Comparative Analysis of Different Arbitration Protocols for Multiple-Bus Multiprocessors    
庄旗铭; 蒋定安; 杨庆;
  1996,11(3 ):313 -325. 
摘要  (2762 PDF(pc) (561KB)(1273 收藏
参考文献相关文章多维度评价
Global Register Allocation for SIMD Multiprocessors    
BenjaminHAO; DavidPEARSON; RichardZIPPEL;
  1996,11(3 ):222 -236. 
摘要  (2807 PDF(pc) (332KB)(1220 收藏
参考文献相关文章多维度评价
Design Technique of I~2L Circuits Based on Multi-Valued Logic    
吴训威; 杭国强;
  1996,11(2 ):181 -187. 
摘要  (2872 PDF(pc) (293KB)(1403 收藏
参考文献相关文章多维度评价
Hybridity in Embedded Computing Systems    
虞慧群; 孙永强;
  1996,11(1 ):90 -96. 
摘要  (3218 PDF(pc) (522KB)(1448 收藏
参考文献相关文章多维度评价
Design of Multivalued Circuits Based on an Algebra for Current-Mode CMOS Multivalued Circuits    
陈偕雄;
  1995,10(6 ):564 -568. 
摘要  (2831 PDF(pc) (205KB)(1385 收藏
参考文献相关文章多维度评价
A General Architecture Model of CPDL Interpreter    
徐福培; 罗驰; 金亚东;
  1995,10(5 ):463 -469. 
摘要  (3036 PDF(pc) (155KB)(1343 收藏
参考文献相关文章多维度评价
Adaptive Memory Coherence Algorithms in DSVM    
周建强; 谢立; 戴非; 孙钟秀;
  1994,9(4 ):365 -372. 
摘要  (3130 PDF(pc) (345KB)(1312 收藏
参考文献相关文章多维度评价
TSP: A Heterogeneous Multiprocessor Supercomputing System Based on i860XP    
黄国勇; 李三立;
  1994,9(3 ):285 -288. 
摘要  (2950 PDF(pc) (167KB)(1486 收藏
参考文献相关文章多维度评价
On the Problem of Optimizing Parallel Programs for Complex Memory Hierarchies    
金国华; 陈福接
  1994,9(1 ):1 -26. 
摘要  (2602 PDF(pc) (513KB)(1070 收藏
参考文献相关文章多维度评价
Parallel Execution of Prolog on Shared-Memory Multiprocessors    
高耀清; 王鼎兴; 郑纬民; 沈美明; 黄志毅; 胡守仁; Giorgio Levi;
  1993,8(4 ):43 -50. 
摘要  (2730 PDF(pc) (431KB)(1248 收藏
参考文献相关文章多维度评价
Optimized Parallel Execution of Declarative Programs on Distributed Memory Multiprocessors    
沈美明; 田新民; 王鼎兴; 郑纬民; 温冬婵;
  1993,8(3 ):43 -52. 
摘要  (2776 PDF(pc) (342KB)(1211 收藏
参考文献相关文章多维度评价
Optimizing FORTRAN Programs for Hierarchical Memory Parallel Processing Systems    
金国华; 陈福接;
  1993,8(3 ):19 -30. 
摘要  (2977 PDF(pc) (634KB)(1239 收藏
参考文献相关文章多维度评价
A Multiple-Valued Algebra for Modeling MOS VLSI Circuits at Switch-Level    
胡谋;
  1992,7(2 ):175 -184. 
摘要  (2339 PDF(pc) (405KB)(1238 收藏
参考文献相关文章多维度评价
Pseudo-Random Test Generation for Large Combinational Circuits    
李忠诚; 闵应骅;
  1992,7(1 ):19 -28. 
摘要  (2236 PDF(pc) (484KB)(1107 收藏
参考文献相关文章多维度评价
The Researches in Fault-Tolerant D ataflow Architecture    
王镭; 谭英;
  1991,6(4 ):395 -398. 
摘要  (2231 PDF(pc) (215KB)(1331 收藏
参考文献相关文章多维度评价
A Complete Critical Path Algorithm for Test Generation of Combinational Circuits    
周权; 魏道政;
  1991,6(1 ):74 -82. 
摘要  (2531 PDF(pc) (408KB)(1179 收藏
参考文献相关文章多维度评价
Testability Analysis at Switch Level for CMOS Circuits    
沈理;
  1990,5(2 ):197 -202. 
摘要  (2545 PDF(pc) (144KB)(1150 收藏
参考文献相关文章多维度评价
Parallel Critical Path Tracing——A Fault Simulation Algorithm for Combinational Circuits    
魏道政;
  1990,5(2 ):156 -163. 
摘要  (2541 PDF(pc) (181KB)(1114 收藏
参考文献相关文章多维度评价
An Effective Test Generation Algorithm for Combinational Circuits    
王建潮; 魏道政;
  1986,1(4 ):1 -16. 
摘要  (2457 PDF(pc) (726KB)(1163 收藏
参考文献相关文章多维度评价
版权所有 © 《计算机科学技术学报》编辑部
本系统由北京玛格泰克科技发展有限公司设计开发 技术支持:support@magtech.com.cn
总访问量: