›› 2012, Vol. 27 ›› Issue (1): 113-120.doi: 10.1007/s11390-012-1210-7

Special Issue: Computer Architecture and Systems

• Architecture and VLSI Design • Previous Articles     Next Articles

Cell Mapping for Nanohybrid Circuit Architecture Using Genetic Algorithm

Zhu-Fei Chu (储著飞), Student Member, IEEE, Yin-Shui Xia (夏银水), and Lun-Yao Wang (王伦耀)   

  1. School of Information Science and Engineering, Ningbo University, Ningbo 315211, China
  • Received:2010-01-25 Revised:2011-09-26 Online:2012-01-05 Published:2012-01-05
  • Supported by:

    This work is supported by the National Natural Science Foundation of China under Grant Nos. 61131001, 60871022, 61041001, Natural Science Foundation of the Zhejiang Province of China under Grant Nos. Z1090622, Y1080654 and K.C.Wong Magna Fund from Ningbo University.

Nanoelectronics constructed by nanoscale devices seems promising for the advanced development of inte-grated circuits (ICs). However, the lack of computer aided design (CAD) tools seriously hinders its development and applications. To investigate the cell mapping task in CAD flow, we present a genetic algorithm (GA) based method for Cmos/nanowire/MOLecular hybrid (CMOL), which is a nanohybrid circuit architecture. By designing several crossover operators and analyzing their performance, an efficient crossover operator is proposed. Combining a mutation operator, a GA based algorithm is presented and tested on the International Symposium on Circuits and Systems (ISCAS) benchmarks. The results show that the proposed method not only can obtain better area utilization and smaller delay, but also can handle larger benchmarks with CPU time improvement compared with the published methods.

[1] Haselman M, Hauck S. The future of integrated circuits: Asurvey of nanoelectronics. Proceedings of the IEEE, 2010,98(1): 11-38.

[2] Wang W, Liu M, Hsu A. Hybrid nanoelectronics: Futureof computer technology. Journal of Computer Science andTechnology, 2006, 21(6): 871-886.

[3] Likharev K K. Hybrid CMOS/nanoelectronic circuits: Op-portunities and challenges. Journal of Nanoelectronics andOptoelectronics, 2008, 3(3): 203-230.

[4] Abid Z, Barua M, Alma'aitah A. Design of a transmissiongate based CMOL memory array. IET Micro & Nano Let-ters, 2008, 3(3): 70-76.

[5] Strukov D B, Likharev K K. Defect-tolerant architectures fornanoelectronic crossbar memories. Journal of Nanoscienceand Nanotechnology, 2007, 7(1): 151-167.

[6] Strukov D, Mishchenko A. Monolithically stackable hybridFPGA. In Proc. DATE, Dresden, Germany, Mar. 8-12, 2010,pp.661-666.

[7] Strukov D B, Likharev K K. CMOL FPGA: A reconfigurablearchitecture for hybrid digital circuits with two-terminalnanodevices. Nanotechnology, 2005, 16(6): 888-900.

[8] T?Urel ? O, Lee J H, Ma X, Likharev K K. Architectures fornanoelectronic implementation of artificial neural networks:New results. Neurocomputing, 2005, 64: 271-283.

[9] Strukov D B, Likharev K K. CMOL FPGA circuits. In Proc.Int. Conf. Computer Design, Las Vegas, USA, June 26-29,2006, pp.213-219.

[10] Betz V, Rose J. VPR: A new packing, placement and routingtool for FPGA research. In Proc. the 7th International Work-shop on Field-Programmable Logic and Applications, London,UK, Sep. 1-3, 1997, pp.213-222.

[11] Hung W N N, Gao C, Song X, Hammerstrom D. Defect-tolerant CMOL cell assignment via satisfiability. IEEE Sen-sors Journal, 2008, 8(6): 823-830.

[12] Kim K, Karri R, Orailoglu A. Design automation for hybridCMOS-nonoelectronics crossbars. In Proc. IEEE Interna-tional Symposium on Nanoscale Architectures, Santa Clara,USA, Oct. 21-22, 2007, pp.27-32.

[13] Chu Z, Xia Y, Wang L, Hu M. CMOL cell assignment basedon dynamic interchange. In Proc. the 8th ASICON, Chang-sha, China, Oct. 20-23, 2009, pp.921-924.

[14] Xia Y, Chu Z, Hung W N N, Wang L, Song X. CMOL cellassignment by genetic algorithm. In Proc. the 8th NEWCAS,Montreal, Canada, June 20{23, 2010, pp.25-28.

[15] Snider G S, Williams R S. Nano/CMOS architectures using afield-programmable nanowire interconnect. Nanotechnology,2007, 18(3), Article No. 035204.

[16] Xia Q, Robinett W, Cumbie M W, Banerjee N, Cardinali TJ, Yang J J, Wu W, Li X, Tong W M, Strukov D B, Snider GS, Medeiros-Ribeiro G, Williams R S. Memristor-CMOS hy-brid integrated circuits for reconfigurable logic. Nano Letters,2009, 9(10): 3640-3645.

[17] Tu D, Liu M, Wang W, Haruehanroengra S. 3DCMOS/Molecular hybrid circuits. Journal of Nanoscienceand Nanotechnology, 2009, 9(2): 1015-1018.

[18] Tu D, Liu M, Wang W, Haruehanroengra S. Three-dimensional CMOL: Three-dimensional integration ofCMOS/nanomaterial hybrid digital circuits. IET Micro &Nano Letters, 2007, 2(2): 40-45.

[19] Chen G, Song X, Hu P. A theoretical investigation on CMOLFPGA cell assignment problem. IEEE Transactions onNanotechnology, 2009, 8(3): 322-329.

[20] Xia Y, Almaini A E A. Genetic algorithm based state assign-ment for power and area optimisation. IEE Proceedings |Computers and Digital Techniques, 2002, 149(4): 128-133.

[21] Sivanandam S N, Deepa S N. Introduction to Genetic Algo-rithms. Heidelberg: Springer, 2008.

[22] Sentovich E M, Singh K J, Lavagno L et al. SIS: A systemfor sequential circuit synthesis. Technical Report UCB/ERLM92/41, University of California, Berkeley, 1992.

[23] Strukov D, Likharev K. A reconfigurable architecture forhybrid CMOS/nanodevice circuits. In Proc. the 14thACM/SIGDA Int. Symp. Field Programmable Gate Arrays,Monterey, USA, Feb. 22-24, 2006, pp.131-140.
No related articles found!
Full text



[1] Cai Zixing;. An Expert System for Robot Transfer Planning[J]. , 1988, 3(2): 153 -160 .
[2] Lian Lin; Zhang Yili; Tang Changjie;. A Non-Recursive Algorithm Computing Set Expressions[J]. , 1988, 3(4): 310 -316 .
[3] Jin Zhiquan; Liu Chengfei; Sun Zhongxiu; Zhou Xiaofang; Chen Peipei; Gu Jianming;. Design and Implementation of a Heterogeneous Distributed Database System[J]. , 1990, 5(4): 363 -373 .
[4] Jin Guohua; Yang Xuejun; Chen Fujie;. Loop Staggering,Loop Compacting:Restructuring Techniques for Thrashing Problem[J]. , 1993, 8(1): 49 -57 .
[5] Shen Yidong;. A Fixpoint Semantics for Stratified Databases[J]. , 1993, 8(2): 12 -21 .
[6] Gu Junzhong;. An Object-Oriented Transaction Model[J]. , 1993, 8(4): 3 -20 .
[7] Wang Hui; Liu Dayou; Wang Yafei;. Sequential Back-Propagation[J]. , 1994, 9(3): 252 -260 .
[8] Cao Cungen;. Expansion Nets and Expansion Processes of Elementary Net Systems[J]. , 1995, 10(4): 325 -333 .
[9] Chung-Han CHEN;. Embedding Binary Tree in VLSI/WSI Processor Array[J]. , 1996, 11(3): 326 -336 .
[10] Xu Meihe; Tang Zesheng;. A Boundary Element Method for Simulation of Deformable Objects[J]. , 1996, 11(5): 497 -506 .

ISSN 1000-9000(Print)

CN 11-2296/TP

Editorial Board
Author Guidelines
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
E-mail: jcst@ict.ac.cn
  Copyright ©2015 JCST, All Rights Reserved