[1] Kang S, Park S, Jung H, Shim H, Cha J. Performance trade-offs in using NVRAM write buffer for flash memory-basedstorage devices. IEEE Transactions on Computers, 2009,58(6): 744-758.[2] Hu J, Jiang H, Tian L, Xu L. PUD-LRU: An erase-efficientwrite buffer management algorithm for flash memory SSD.In Proc. the 18th Annual IEEE/ACM International Sympo-sium on Modeling, Analysis and Simulation of Computer andTelecommunication Systems, Aug. 2010, pp.69-78.[3] Wu G, Eckart B, He X. BPAC: An adaptive write buffer mana-gement scheme for flash-based solid state drives. In Proc. the26th Symposium on Mass Storage Systems and Technologies,May 2010, pp.1-6.[4] Kim H, Ahn S. BPLRU: A buffer management scheme forimproving random writes in flash storage. In Proc. the 6thUSENIX Conference on File and Storage Technologies, Feb.2008, pp.239-252.[5] Jo H, Kang J U, Park S Y, Kim J S, Lee J. FAB: Flash-awarebuffer management policy for portable media players. IEEETransactions on Consumer Electronics, 2006, 52(2): 485-493.[6] Sun G, Joo Y, Chen Y, Niu D, Xie Y, Chen Y, Li H. Ahybrid solid-state storage architecture for the performance,energy consumption, and lifetime improvement. In Proc. the16th International Conference on High-Performance Com-puter Architecture, Jan. 2010, pp.1-12.[7] Soundararajan G, Prabhakaran V, Balakrishnan M, WobberT. Extending SSD lifetimes with disk-based write caches. InProc. the 8th USENIX Conference on File and Storage Tech-nologies, Feb. 2010, pp.101-114.[8] Hu X Y, Eleftheriou E, Haas R, Iliadis I, Pletka R. Write am-plification analysis in flash-based solid state drives. In Proc.the Israeli Experimental Systems Conference 2009, May 2009,Article No.10.[9] Park S Y, Jung D, Kang J U, Kim J S, Lee J. CFLRU: A re-placement algorithm for flash memory. In Proc. the 2006 In-ternational Conference on Compilers, Architecture, and Syn-thesis for Embedded Systems, Oct. 2006, pp.234-241.[10] Lee S, Park D, Chung T, Lee D, Park S, Song H. A logbuffer based flash translation layer using fully associative sec-tor translation. ACM Transactions on Embedded ComputingSystems, 2007, 6(3): 18.[11] Johnson T, Shasha D. 2Q: A low overhead high performancebuffer management replacement algorithm. In Proc. the 20thInternational Conference on Very Large Data Bases, Sept.1994, pp.439-450.[12] Megiddo N, Modha D S. ARC: A self-tuning, low overhead re-placement cache. In Proc. the Conference on File and Stor-age Technologies, Mar. 31-Apr. 2, 2003, pp.115-130.[13] Jiang S, Zhang X D. LIRS: An efficient low inter-referencerecency set replacement policy to improve buffer cache per-formance. In Proc. the International Conference on Mea-surements and Modeling of Computer Systems, Jun. 2002,pp.31-42.[14] Narayanan D, Donnelly A, Rowstron A. Write off-loading:Practical power management for enterprise storage. ACMTransactions on Storage (TOS), 2008, 4(3): 10.[15] Gupta A, Kim Y, Urgaonkar B. DFTL: A flash translationlayer employing demand-based selective caching of page-leveladdress mappings. In Proc. the 14th International Confer-ence on Architectural Support for Programming Languagesand Operating Systems, Mar. 2009, pp.229-240.[16] Xiao N, Chen Z G, Liu F, LaiMC, An L F. P3Stor: A parallel,durable flash-based SSD for enterprise-scale storage systems.Science China Information Science, 2011, 54(6): 1129-1141.[17] Park D, Debnath B, Du D. CFTL: A convertible flash trans-lation layer with consideration of data access patterns. InProc. the 2010 International Conference on Measurementand Modeling of Computer Systems, Jun. 2010, pp.365-366. |