[1] Davis J A, Venkatesan R, Kaloyeros A et al. Interconnectlimits on gigascale integration (GSI) in the 21st century. Proceedingsof the IEEE, 2001, 89(3): 305-324.[2] Lewis D L, Lee H H S. Test circuit-partitioned 3D IC designs.In Proc. ISVLSI, May 2009, pp.139-144.[3] Lee H-H S, Chakrabarty K. Test challenges for 3D integratedcircuits. IEEE Design & Test of Computers, 2009, 26(5):26-35.[4] Marinissen E J. Test challenges for 3D-SICs: All the old, mostof the recent, and then some new! In Proc. ITC, Nov. 2009.[5] Marinissen E J, Arendsen R, Bos G et al. A structuredand scalable mechanism for test access to embedded resuablecores. In Proc. ITC, Oct. 1998, pp.284-293.[6] Iyengar V, Chakrabarty K, Marinissen E J. Wrapper/TAMco-optimization, constraint-driven test scheduling, and testerdata volume reduction for SOCs. In Proc. the 39th DAC,Jun. 2002, pp.685-690.[7] Huang Y, Reddy S M, Cheng W T et al. Optimal core wrapperwidth selection and SOC test scheduling based on 3-D binpacking algorithm. In Proc. ITC, Oct. 2002, pp.74-82.[8] Loi I, Mitra S, Lee T H, Fujita S, Benini L. A low-overheadfault tolerance scheme for TSV-based 3D network on chiplinks. In Proc. ICCAD, Nov. 2008, pp.598-602.[9] Wu X, Falkenstern P, Xie Y. Scan chain design for threedimensionalintegrated circuits (3D ICs). In Proc. the 25thInt. Conf. Computer Design, Oct. 2007, pp.208-214.[10] Chandran U, Zhao D. Thermal driven test access routing inhyper-interconnected three-dimensional system-on-chip. InProc. the 24th Int. Symp. Defect and Fault Tolerance inVLSI Systems, Oct. 2009, pp.410-418.[11] Noia B, Charabarty K, Xie Y. Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs. InProc. ICCD, Oct. 2009, pp.70-77.[12] Iyengar V, Chakrabarty K, Marinissen E J. Test wrapper andtest access mechanism co-optimization for system-on-chip. InProc. ITC, Oct. 2001, pp.1023-1032.[13] Marinissen E J, Goel S K, Lousberg M. Wrapper design forembedded core test. In Proc. ITC, Oct. 2000, pp.911-920.[14] International technology roadmap for semiconductors.http://www.itrs.net/links/2009ITRS/Home2009.htm, July2012.[15] Mak T M. Test challenges for 3D circuits. In Proc. the 12thIOLTS, Jul. 2006, p.79.[16] Chen P Y, Wu C W, Kwai D M. On-chip TSV testing for 3DIC before bonding using sense amplification. In Proc. ATS,Nov. 2009, pp.450-455.[17] Lewis D L, Lee H H S. Test strategies for 3D die-stacked integratedcircuits. In Proc. DATE, Apr. 2009.[18] Lewis D L, Lee H H S. A scan-island based design enablingpre-bond testability in die-stacked microprocessors. In Proc.ITC, Oct. 2007, pp.1-8.[19] Marinissen E J, Zorian Y. Testing 3D chips containingthrough-silicon vias. In Proc. ITC, Nov. 2009, pp.1-11.[20] Wu X, Chen Y, Chakrabarty K, Xie Y. Test-access mechanismoptimization for core-based three-dimensional SOCs. InProc. ICCD, Oct. 2008, pp.212-218.[21] Jiang L, Huang L, Xu Q. Test architecture design and optimizationfor three-dimensional SoCs. In Proc. DATE, Apr.2009, pp.220-225.[22] Jiang L, Xu Q, Chakrabarty K, Mak T M. Layout-driventest-architecture design and optimization for 3D SoCs underprebond test-pin-count constraint. In Proc. ICCAD, Nov.2009, pp.191-196.[23] Huang Y J, Li J F. Testability exploration of 3-D RAMs andCAMs. In Proc. ATS, Nov. 2009, pp.397-402.[24] Zhao X, Lewis D L, Lee H H S, Lim S K. Pre-bond testablelow-power clock tree design for 3D stacked ICs. In Proc. ICCAD,Nov. 2009, pp.184-190.[25] Roy S K, Ghosh S, Rahaman H, Giri C. Test wrapper designfor 3D system-on-chip using optimized number of TSVs. InProc. ISED, Dec. 2010, pp.197-202. |