[1] Jeong K, Kahng A B, Park C H, Yao H. Dose map and placement co-optimization for improved timing yield and leakage power. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010, 29(7): 1070-1082.[2] Anderson J H, Najm F N. Active leakage power optimization for FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2006, 25(3): 423-437.[3] Tan S X D, Shi C J R, Lee J C. Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmings. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2003, 22(12): 1678-1684.[4] Kumar A, Anis M. IR-Drop management in FPGAs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010, 29(6): 988-993.[5] Benini L, De Micheli G. State assignment for low power dissipation. IEEE J. Solid-State Circuit, 1995, 30(3): 258-268.[6] Roy K, Prasad S C. Circuit activity based logic synthesis for low power reliable operations. IEEE Trans. Very Large Scale Integrat. Syst., 1993, 1(4): 503-513.[7] Tsui C Y, Pedram M, Despain A M. Low-power state assignment targeting twoand multilevel logic implementations. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1998, 17(12): 1281-1291.[8] Almaini A E A, Miller J F, Thomson P, Billina S. State assignment of finite state machines using a genetic algorithm. IEE P-Comput. Dig. T., 1995, 142(4): 279-286.[9] Xia Y, Almaini A E A. Genetic algorithm based state assignment for power and area optimisation. IEE P-Comput. Dig. T., 2002, 149(4): 128-133.[10] Huang S, Chang C, Nieh Y. State re-encoding for peak current minimization. In Proc. ICCAD, Nov. 2006, pp.33-38.[11] Lee Y, Kim T. State encoding algorithm for peak current minimisation. IET Comput. Digit. Tec., 2011, 5(2): 113-122.[12] Gu J, Qu G, Yuan L, Zhou Q. Peak current reduction by simultaneous state replication and re-encoding. In Proc. the ICCAD, Nov. 2010, pp.592-595.[13] Yuan L, Qu G, Villa T, Sangiovanni-Vincentelli A. An FSM reengineering approach to sequential circuit synthesis by state splitting. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2008, 27(6): 1159-1164.[14] Hung W N N, Gao C, Song X, Hammerstrom D. Defecttolerant CMOL cell assignment via satisfiability. IEEE Sensors Journal, 2008, 8(6): 823-830.[15] Wang K H, Wang W S, Hwang T T, Wu A C H, Lin Y L. State assignment for power and area minimization. In Proc. the ICCD, Oct. 1994, pp.250-254.[16] Huang S H, Chang C M, Nieh Y T. Opposite-phase register switching for peak current minimization. ACM Trans. Des. Autom. Electron. Syst., 2009, 14(1): Article No. 14.[17] Chu Z F, Xia Y S, Wang L Y. Cell mapping for nanohybrid circuit architecture using genetic algorithm. Journal of Computer Scienece and Technology, 2012, 27(1): 113-120.[18] Fisher M L. The Lagrangian relaxation method for solving integer programming problems. Manage. Sci., 1981, 27(1): 1-18.[19] Chen C P, Chu C C N, Wong D F. Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1999, 18(7): 1014-1025.[20] Wang J, Das D, Zhou H. Gate sizing by Lagrangian relaxation revisited. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2009, 28(7): 1071-1084.[21] Xia Y, Chu Z, Hung W N N et al. An integrated optimization approach for nanohybrid circuit cell mapping. IEEE Trans. Nanotechnology, 2011, 10(6): 1275-1284.[22] Ma Q, Young E. Multivoltage floorplan design. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010, 29(4): 607617. |