›› 2016, Vol. 31 ›› Issue (1): 137-146.doi: 10.1007/s11390-016-1617-7

Special Issue: Computer Architecture and Systems

• Computer Architectures and Systems • Previous Articles     Next Articles

A Unified Buffering Management with Set Divisible Cache for PCM Main Memory

Mei-Ying Bian, Su-Kyung Yoon, Jeong-Geun Kim, Sangjae Nam, and Shin-Dug Kim*, Member, IEEE   

  1. Department of Computer Science, Yonsei University, Seoul 120-749, Korea
  • Received:2014-05-08 Revised:2014-05-08 Online:2016-01-05 Published:2016-01-05
  • Contact: Shin-Dug Kim E-mail:sdkim@yonsei.ac.kr
  • About author:Mei-Ying Bian received her B.S. degree in information and computing science from Jilin Institute of Chemical Technology, Jilin, in 2008. Currently, she is a M.S. candidate at the Department of Computer Science at Yonsei University, Seoul. Her research interests include computer architecture, memory hierarchy, non-volatile memory, and storage system design.
  • Supported by:

    This work was supported by an Industry-Academy Joint Research program between Samsung Electronics and Yonsei University.

This research proposes a phase-change memory (PCM) based main memory system with an effective combination of a superblock-based adaptive buffering structure and its associated set divisible last-level cache (LLC). To achieve high performance similar to that of dynamic random-access memory (DRAM) based main memory, the superblock-based adaptive buffer (SABU) is comprised of dual DRAM buffers, i.e., an aggressive superblock-based pre-fetching buffer (SBPB) and an adaptive sub-block reusing buffer (SBRB), and a set divisible LLC based on a cache space optimization scheme. According to our experiment, the longer PCM access latency can typically be hidden using our proposed SABU, which can significantly reduce the number of writes over the PCM main memory by 26.44%. The SABU approach can reduce PCM access latency up to 0.43 times, compared with conventional DRAM main memory. Meanwhile, the average memory energy consumption can be reduced by 19.7%.

[1] Kim S, Chandra D, Solihin Y. Fair cache sharing and partitioning in a chip multiprocessor architecture. In Proc. the 13th International Conference on Parallel Architectures and Compilation Techniques, September 2004, pp.111-122.

[2] Choi I S, Jang S I, Oh C H, Weems C C, Kim S D. A dynamic adaptive converter and management for PRAMbased main memory. Microprocessors and Microsystems, 2013, 37(6/7):554-561.

[3] Jang S I, Yoon S K, Park K, Park G H, Kim S D. Data classification management with its interfacing structure for hybrid SLC/MLC PRAM main memory. The Computer Journal, 2014, DOI 10.1093/comjnl/bxu133.

[4] Dhiman G, Ayoub R, Rosing T. PDRAM:A hybrid PRAM and DRAM main memory system. In Proc. the 46th ACM/IEEE Design Automation Conference, July 2009, pp.664-669.

[5] Yoon S K, Bian M Y, Kim S D. An integrated memory-disk system with buffering adapter and non-volatile memory. Design Automation for Embedded Systems, 2014, 17(3/4):609-626.

[6] Qureshi M K, Srinivasan V, Rivers J A. Scalable high performance main memory system using phase-change memory technology. ACM SIGARCH Computer Architecture News, 2009, 37(3):24-33.

[7] Jung K S, Park J W, Weems C C, Kim S D. A superblock based memory adapter using decoupled dual buffers for hiding the access latency of nonvolatile memory. In Proc. the World Congress on Engineering and Computer Science, October 2011, pp.802-807.

[8] Lee B C, Ipek E, Mutlu O, Burger D. Architecting phase change memory as a scalable dram alternative. ACM SIGARCH Computer Architecture News, 2009, 37(3):2- 13.

[9] Joo Y, Park S. A hybrid PRAM and STT-RAM cache architecture for extending the lifetime of PRAM caches. IEEE Computer Architecture Letters, 2013, 12(2):55-58.

[10] Wang Z, Shan S, Cao T, Gu J, Xu Y, Mu S, Xie Y, Jiménez D A. WADE:Write-back-aware dynamic cache management for NVM-based main memory system. ACM Transactions on Architecture and Code Optimization, 2013, 10(4):Article No. 51.

[11] Fedorov V V, Qiu S, Narasimha Reddy A L, Gratz P V. ARI:Adaptive LLC-memory traffic management. ACM Transactions on Architecture and Code Optimization, 2013, 10(4):Article No. 46.

[12] Saito S, Oikawa S. Exploration of non-volatile memory management in the OS kernel. In Proc. the 3rd International Conference on Networking and Computing, December 2012, pp.302-306.

[13] Kim J K, Lee H G, Choi S, Bahng K I. A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems. In Proc. the 8th ACM International Conference on Embedded Software, October 2008, pp.31-40.

[14] Byna S, Chen Y, Sun X H. A taxonomy of data pre-fetching mechanisms. In Proc. International Symposium on Parallel Architectures, Algorithms, and Networks, May 2008, pp.19- 24.

[15] Nesbit K, Smith J E. Data cache pre-fetching using a global history buffer. IEEE Micro, 2005, 25(1):90-97.

[16] Henning J L. SPEC CPU2006 benchmark descriptions. ACM SIGARCH Computer Architecture News, 2006, 34(4):1-17.

[17] Henning J L. SPEC CPU2006 memory footprint. ACM SIGARCH Computer Architecture News, 2007, 35(1):84- 89.

[18] Woo S C, Ohara M, Torrie E, Singh J P, Gupta A. The SPLASH-2 programs:Characterization and methodological considerations. ACM SIGARCH Computer Architecture News, 1995, 23(2):24-36.

[19] Bienia C, Kumar S, Li K. PARSEC vs. SPLASH-2:A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors. In Proc. IEEE International Symposium on Workload Characterization, September 2008, pp.47-56.

[20] Binkert N, Beckmann B, Black G et al. The gem5 simulator. ACM SIGARCH Computer Architecture News, 2011, 39(2):1-7.
No related articles found!
Full text



[1] Cheng Qi; Zhu Hong;. MNP: A Class of NP Optimization Problems[J]. , 1997, 12(4): 306 -313 .
[2] Cai-Ming Zhang, Hui-Jian Han, and Fuhua Frank Cheng. Determining Knots by Minimizing Energy[J]. , 2006, 21(2): 261 -264 .
[3] Jie Liang and Xue-Jia Lai. Improved Collision Attack on Hash Function MD5[J]. , 2007, 22(1): 79 -87 .
[4] Wei-Lin Li, Peng Zhang, and Da-Ming Zhu. On Constrained Facility Location Problems[J]. , 2008, 23(5 ): 740 -748 .
[5] . Online First Under Construction [J]. Journal of Computer Science and Technology, 0, (): 1 .
[6] Lin Cong, Ruo-Feng Tong, Member, CCF, and Jin-Xiang Dong. Making Slide Shows with Zoomquilts[J]. , 2010, 25(3): 572 -582 .
[7] Xiao Sun(Sun-Xiao-), De-Gen Huang(Huang-De-Gen-), Senior Member, CCF , Hai-Yu Song(Song-Hai-Yu-) and Fu-Ji Ren(Lin-Fu-Ji-), Member , IEEE . Chinese New Word Identification: A Latent Discriminative Model with Global Features[J]. , 2011, 26(1): 14 -24 .
[8] Liu-Xin Zhang (张柳新), Member, CCF, Ming-Tao Pei (裴明涛), Member, CCF and Yun-De Jia (贾云得), Senior Member, CCF. Multiview Visibility Estimation for Image-Based Modeling[J]. , 2011, 26(6): 1000 -1010 .
[9] Zhi-Hao Wu (武志昊), You-Fang Lin (林友芳), Steve Gregory, Huai-Yu Wan (万怀宇), Student Member, CCF, and Sheng-Feng Tian (田盛丰). Balanced Multi-Label Propagation for Overlapping Community Detection in Social Networks[J]. , 2012, 27(3): 468 -479 .
[10] Wei-Neng Chen, Member IEEE, and Jun Zhang, Senior Member, IEEE. Scheduling Multi-Mode Projects under Uncertainty to Optimize Cash Flows: A Monte Carlo Ant Colony System Approach[J]. , 2012, 27(5): 950 -965 .

ISSN 1000-9000(Print)

CN 11-2296/TP

Editorial Board
Author Guidelines
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
E-mail: jcst@ict.ac.cn
  Copyright ©2015 JCST, All Rights Reserved