Special Issue: Computer Architecture and Systems
|  Rajaei N, Rajaei R, Tabandeh M. A soft error tolerant register file for highly reliable microprocessor design. International Journal of High Performance Systems Architecture, 2017, 7(3):113-119. DOI:10.1504/IJHPSA.2017.091479.
 Pham H. Optimal cost-effective design of triple-modularredundancy-with-spares systems. IEEE Transactions on Reliability, 1993, 42(3):369-374. DOI:10.1109/24.257819.
 Jeon H, Ravi G S, Kim N S, Murali A. GPU register file virtualization. In Proc. the 48th International Symposium on Microarchitecture, December 2015, pp.420-432. DOI:10.1145/2830772.2830784.
 Leng J, Gilani S, Hetherington T, ElTantawy A, Kim N S, Aamodt T M, Reddi V J. GPUWattch:Enabling energy optimizations in GPGPUs. In Proc. the 40th Annual International Symposium on Computer Architecture, June 2013, pp.487-498. DOI:10.1145/2485922.2485964.
 Liu S, Reviriego P, Xiao L. Evaluating direct compare for double error correction codes. IEEE Transactions on Device and Materials Reliability, 2017, 17(4):802-804. DOI:10.1109/TDMR.2017.2756853.
 Montesinos P, Liu W, Torrellas J. Using register lifetime predictions to protect register files against soft errors. In Proc. the 37th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, June 2007, pp.286-296. DOI:10.1109/DSN.2007.99.
 Memik G, Kandemir M T, Ozturk O. Increasing register file immunity to transient errors. In Proc. the 2005 Design, Automation and Test in Europe Conference and Exposition, March 2005, pp.586-591. DOI:10.1109/DATE.2005.181.
 Hu J, Wang S, Ziavras S G. In-register duplication:Exploiting narrow-width value for improving register file reliability. In Proc. the 2006 Int. Conf. Dependable Systems and Networks, June 2006, pp.281-290. DOI:10.1109/DSN.2006.43.
 Esmaeeli S, Hosseini M, Vahdat B V, Rashidian B. A multibit error tolerant register file for a high reliable embedded processor. In Proc. the 18th IEEE International Conference on Electronics, Circuits, and Systems, December 2011, pp.532-537. DOI:10.1109/ICECS.2011.6122330.
 Balkan D, Sharkey J, Ponomarev D, Ghose K. Selective writeback:Reducing register file pressure and energy consumption. IEEE Trans. Very Large Scale Integration Systems, 2008, 16(6):650-661. DOI:10.1109/TVLSI.2008.2000243.
 Lozano L A, Gao G R. Exploiting short-lived variables in superscalar processors. In Proc. the 28th Annual International Symposium on Microarchitecture, November 29-December 1, 1995, pp.292-302. DOI:10.1109/MICRO.1995.476839.
 Tonfat J, Kastensmidt F L, Artola L et al. Analyzing the influence of the angles of incidence on SEU and MBU events induced by low LET heavy ions in a 28-nm SRAM-based FPGA. In Proc. the 16th European Conference on Radiation and Its Effects on Components and Systems, September 2016. DOI:10.1109/RADECS.2016.8093186.
 Wu W, Seifert N. MBU-Calc:A compact model for MultiBit Upset (MBU) SER estimation. In Proc. the 2015 IEEE Int. Reliability Physics Symp., April 2015, pp.SE.2.1-SE.2.6. DOI:10.1109/IRPS.2015.7112831.
 Abazari M A, Fazeli M, Patooghy A, Miremadi S G. An efficient technique to tolerate MBU faults in register file of embedded processors. In Proc. the 16th CSI Int. Symposium on Computer Architecture and Digital Systems, May 2012, pp.115-120. DOI:10.1109/CADS.2012.6316430.
|||Yun Liang, Shuo Wang. Performance-Centric Optimization for Racetrack Memory Based Register File on GPUs [J]. , 2016, 31(1): 36-49.|
|||Yi-Xiao Yin, Yun-Ji Chen, Qi Guo, Tian-Shi Chen. Prevention from Soft Errors via Architecture Elasticity [J]. , 2014, 29(2): 247-254.|
|||Xue-Jun Yang, Yu Deng, Li Wang, Xiao-Bo Yan, Jing Du, Ying Zhang, Gui-Bin Wang, and Tao Tang. SRF Coloring: Stream Register File Allocation via Graph Coloring [J]. , 2009, 24(1 ): 152-164 .|