• Articles • Previous Articles     Next Articles

Exploiting Loop Parallelism with Redundant Execution

Tang Weiyu; Shi Wu; Zang Binxu; Zhu Chuanqi;   

  1. Institute of Parallel Processing; Fudan University; Shanghai 200433; E-mail: aqzhu@fudan.ihep.ac.cn;
  • Online:1997-03-10 Published:1997-03-10

In this paper, a new loop transformation is proposed that can exploit parallelism in loops which cannot be found by traditional methods. Then the method is extended to show how to achieve maximum speedup of loops if there are infinite processors and how to balance the workload of parallel sections in loops i f there is fixed number of processors.

Key words: program slicing; chaining slice; process dependence graph; circuit extraction; VLSI; functional verification;

[1] Allen J, Kennedy K. Automatic translation of Fortran programs to vector form. ACM Trans.Prograrmming Languages and Systems, 1987, 9(4).

[2] Wolfe M J. Optimizing supercompilers for supercomputers. Ph.D. thesis, UIUC, 1982.

[3] Pugh W. A practical algorithm for exact array dependence analysis. CACM, 1992, 35(8). ……….
[1] Ying-Zhou Zhang. SymPas: Symbolic Program Slicing [J]. Journal of Computer Science and Technology, 2021, 36(2): 397-418.
[2] Bo Guo, Young-Woo Kwon, Myoungkyu Song. Decomposing Composite Changes for Code Review and Regression Test Selection in Evolving Software [J]. Journal of Computer Science and Technology, 2019, 34(2): 416-436.
[3] Ji-Liang Zhang, Gang Qu, Yong-Qiang Lv, and Qiang Zhou. A Survey on Silicon PUFs and Recent Advances in Ring Oscillator PUFs [J]. , 2014, 29(4): 664-678.
[4] Kai Liu, Ke-Yan Wang, Yun-Song Li, and Cheng-Ke Wu. A Novel VLSI Architecture for Real-Time Line-Based Wavelet Transform Using Lifting Scheme [J]. , 2007, 22(5): 661-672 .
[5] Yi-Ci Cai, Bin Liu, Yan Xiong, Qiang Zhou and Xian-Long Hong. Priority-Based Routing Resource Assignment Considering Crosstalk [J]. , 2006, 21(6): 913-921 .
[6] Jun-Hao Zheng, Lei Deng, Peng Zhang, and Don Xie. An Efficient VLSI Architecture for Motion Compensation of AVS HDTV Decoder [J]. , 2006, 21(3): 370-377 .
[7] Li Zhang Don Xie, and Di Wu. Improved FFSBM Algorithm and Its VLSI Architecture for AVS Video Standard [J]. , 2006, 21(3): 378-382 .
[8] Ji-Gang Wu and Thambipillai Srikanthan. Power Efficient Sub-Array in Reconfigurable VLSI Meshes [J]. , 2005, 20(5): 647-653 .
[9] Dian Zhou[1,2] and Rui-Ming Li[1]. Design and Verification of High-Speed VLSI Physical Design [J]. , 2005, 20(2): 147-165.
[10] J. M. Gallière, M. Renovell, F. Aza?s, and Y. Bertrand. Delay Testing Viability of Gate Oxide Short Defects [J]. , 2005, 20(2): 201-209.
[11] Yi-Ci Cai, Jin Shi, Zu-Ying Luo, and Xian-Long Hong. Modeling and Analysis of Mesh Tree Hybrid Power/Ground Networks with Multiple Voltage Supply in Time Domain [J]. , 2005, 20(2): 0-0.
[12] Hai-Long Yao , Yi-Ci Cai, Qiang Zhou, and Xian-Long Hong. Crosstalk-Aware Routing Resource Assignment [J]. , 2005, 20(2): 0-0.
[13] Song Chen, Xian-Long Hong, She-Qin Dong, Yu-Chun Ma, Chung-Kuan Cheng, and Jun Gu. Fast Evaluation of Bounded Slice-Line Grid [J]. , 2004, 19(6): 0-0.
[14] Bi-Xin Li, Xiao-Cong Fan, Jun Pang, and Jian-Jun Zhao. Model for Slicing JAVA Programs Hierarchically [J]. , 2004, 19(6): 0-0.
[15] Tun Li, Yang Guo, and Si-Kun Li. Automatic Circuit Extractor for HDL Description Using Program Slicing [J]. , 2004, 19(5): 0-0.
Full text



No Suggested Reading articles found!

ISSN 1000-9000(Print)

CN 11-2296/TP

Editorial Board
Author Guidelines
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
E-mail: jcst@ict.ac.cn
  Copyright ©2015 JCST, All Rights Reserved