Special Issue: Computer Networks and Distributed Computing

• Articles • Previous Articles     Next Articles

Strategy and Simulation of Adaptive RID for Distributed Dynamic Load Balancing in Parallel Systems

Lin Chengiiang; Li Sanli;   

  1. Department of Computer Science and Technology; Tsinghua University; Beijing 100084;
  • Online:1997-03-10 Published:1997-03-10

Dynamic load balancing schemes are significant for efficiently executing nonuniform problems in highly parallel multicomputer systems. The objective is to minimize the total execution time of single applications. This paper has proposed an ARID strategy for distributed dynamic load balancing. Its principle and control protocol are described, and the communication overhead, the effect on system stability and the performance efficiency are analyzed. Finally,simulation experiments are carried out to compare t…

Key words: high-level synthesis; controller synthesis; state minimization; minimal closed cover;



[1] Kuolin H. Allocation of processors and files for load balancing in distributed systems. Ph.D thesis, University of California at Berkeley, 1985.

[2] Willebeek-LeMair Marc H, Reeves A P. Strategies for dynamic load balancing on highly parallel computers. IEEE Trans. Parallel and Distributed Systems, 1993, 4(9).

[3] Cybenko G. Dynamic load balancing for distributed memory multiprocessors. J. Parallel and Distributed Comput., 1989, 7: 292-301. ……….
[1] Lan Huang, Da-Lin Li, Kang-Ping Wang, Teng Gao, Adriano Tavares. A Survey on Performance Optimization of High-Level Synthesis Tools [J]. Journal of Computer Science and Technology, 2020, 35(3): 697-720.
[2] Heng Hu, Hong-Xi Xue, and Ji-Nian Bian. HSM2: A New Heuristic State Minimization Algorithm for Finite State Machine [J]. , 2004, 19(5): 0-0.
[3] Shen Zhaoxuan and Jong Ching Chuen. Lower Bound Estimation of Hardware Resources for Scheduling in High-Level Synthesis [J]. , 2002, 17(6): 0-0.
[4] LI Xiaowei; Paul Y.S. Cheung;. High Level Synthesis for Loop-Based BIST [J]. , 2000, 15(4): 338-345.
[5] LI Xiaowei(李晓维)and Paul Y.S.Cheung(张英相). High Level Synthesis for Loop-Based BIST [J]. , 2000, 15(4): 0-0.
[6] Yan Zongfu; Liu Mingye;. The RTL Binding and Mapping Approach of VHDL High-Level Synthesis System HLS/BIT [J]. , 1996, 11(6): 562-569.
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
No Suggested Reading articles found!

ISSN 1000-9000(Print)

         1860-4749(Online)
CN 11-2296/TP

Home
Editorial Board
Author Guidelines
Subscription
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
Tel.:86-10-62610746
E-mail: jcst@ict.ac.cn
 
  Copyright ©2015 JCST, All Rights Reserved