• Articles • Previous Articles     Next Articles

Design and Implementation of Java Just-in-Time Compiler

DING Yuxin; MEI Jia; CHENG Hu;   

  1. Institute of Software; Chinese Academy of Sciences; Beijing 100080; P.R. China ;
  • Online:2000-11-10 Published:2000-11-10

Early Java implementations relied on interpretation, leading to poor performance compared to compiled programs. Java just-in-time (JIT) compiler can compile Java programs at runtime, so it not only improves Java's performance prominently, but also preserves Java's portability. In this paper the design and implementing techniques of Java JIT compiler based on Chinese open system are discussed in detail. To enhance the portability, a translating method which combines the static simulating method and macro e…

Key words: nanoelectronics; hybrid; fault tolerance; microelectronics; device; circuit; computer systems;



[1] Cheng-Hsueh A Hsieh. Java bytecode to native code translation: The caffeine prototype and preliminary results. In Proc.the 29th International Symposium on Microarchitecture, Paris, France, December 1996. PP.90-99.

[2] Timothy Cramer. Compiling Java just in time. IEEE Micro, May/June 1997, 17(3): 36-43.

[3] Michal Cierniak. Fast, effective code generation in a Just-In-Time Java compiler. In ACM SIGPGAN'98 Conference on PLDI, Montreal, Canada, June 1998, pp.280-290. ………..
[1] Wen-Jun Shi, Qin-Xiang Cao, Yu-Xin Deng, Han-Ru Jiang, Yuan Feng. Symbolic Reasoning About Quantum Circuits in Coq [J]. Journal of Computer Science and Technology, 2021, 36(6): 1291-1306.
[2] Xiao-Jing Zha, Yin-Shui Xia, Shang-Luan Xie, Zhu-Fei Chu. Defect-Tolerant Mapping of CMOL Circuit Targeting Delay Optimization [J]. Journal of Computer Science and Technology, 2021, 36(5): 1118-1132.
[3] Hai-Kun Liu, Di Chen, Hai Jin, Xiao-Fei Liao, Binsheng He, Kan Hu, Yu Zhang. A Survey of Non-Volatile Main Memory Technologies:State-of-the-Arts, Practices, and Future Directions [J]. Journal of Computer Science and Technology, 2021, 36(1): 4-32.
[4] Jie Xiao, Zhan-Hui Shi, Jian-Hui Jiang, Xu-Hua Yang, Yu-Jiao Huang, Hai-Gen Hu. A Locating Method for Reliability-Critical Gates with a Parallel-Structured Genetic Algorithm [J]. Journal of Computer Science and Technology, 2019, 34(5): 1136-1151.
[5] Shan Jiang, Ning Xu, Xue-Yan Wang, Qiang Zhou. An Efficient Technique to Reverse Engineer Minterm Protection Based Camouflaged Circuit [J]. Journal of Computer Science and Technology, 2018, 33(5): 998-1006.
[6] Kai Lu, Peng-Fei Wang, Gen Li, Xu Zhou. Untrusted Hardware Causes Double-fetch Problems in the I/O Memory [J]. , 2018, 33(3): 587-602.
[7] Xue-Yan Wang, Qiang Zhou, Yi-Ci Cai, Gang Qu. Spear and Shield: Evolution of Integrated Circuit Camouflaging [J]. , 2018, 33(1): 42-57.
[8] Yan-Jiao Chen, Xiao-Yan Yin, Jin Zhang. A Reverse Auction Framework for Hybrid Access in Femtocell Network [J]. , 2017, 32(6): 1250-1264.
[9] Wen-Min Li, Xue-Lei Li, Qiao-Yan Wen, Shuo Zhang, Hua Zhang. Flexible CP-ABE Based Access Control on Encrypted Data for Mobile Users in Hybrid Cloud System [J]. , 2017, 32(5): 974-990.
[10] Zhen-Xue He, Li-Min Xiao, Li Ruan, Fei Gu, Zhi-Sheng Huo, Guang-Jun Qin, Ming-Fa Zhu, Long-Bing Zhang, Rui Liu, Xiang Wang. A Power and Area Optimization Approach of Mixed Polarity Reed-Muller Expression for Incompletely Specified Boolean Functions [J]. , 2017, 32(2): 297-311.
[11] Hong-Cheng Huang, Jie Zhang, Zu-Fan Zhang, Zhong-Yang Xiong. Interference-Limited Device-to-Device Multi-User Cooperation Scheme for Optimization of Edge Networking [J]. , 2016, 31(6): 1096-1109.
[12] Jung-Min Yang. Tolerating Permanent State Transition Faults in Asynchronous Sequential Machines [J]. , 2016, 31(5): 1028-1037.
[13] Xiao-Tong Cui, Kai-Jie Wu, Tong-Quan Wei, Edwin Hsing-Mean Sha. Worst-Case Finish Time Analysis for DAG-Based Applications in the Presence of Transient Faults [J]. , 2016, 31(2): 267-283.
[14] Hoon Park, Anping He, Marly Roncken, Xiaoyu Song, Ivan Sutherland. Modular Timing Constraints for Delay-Insensitive Systems [J]. , 2016, 31(1): 77-106.
[15] Jishen Zhao, Cong Xu, Tao Zhang, Yuan Xie. BACH:A Bandwidth-Aware Hybrid Cache Hierarchy Design with Nonvolatile Memories [J]. , 2016, 31(1): 20-35.
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
[1] Jin Lan; Yang Yuanyuan;. A Modified Version of Chordal Ring[J]. , 1986, 1(3): 15 -32 .
[2] Fan Zhihua;. Vectorization for Loops with Three-Forked Jumps[J]. , 1988, 3(3): 186 -202 .
[3] Guo Qingping; Y. Paker;. Communication Analysis and Granularity Assessment for a Transputer-Based System[J]. , 1990, 5(4): 347 -362 .
[4] Zhou Yong; Tang Zesheng;. Constructing Isosurfaces from 3D Data Sets Taking Account of Depth Sorting of Polyhedra[J]. , 1994, 9(2): 117 -127 .
[5] Liao Lejian; Shi Zhongzhi;. Minimal Model Semantics for Sorted Constraint Representation[J]. , 1995, 10(5): 439 -446 .
[6] Zhao Yu; Zhang Qiong; Xiang Hui; Shi Jiaosing; He Zhijun;. A Simplified Model for Generating 3D Realistic Sound in the Multimedia and Virtual Reality Systems[J]. , 1996, 11(4): 461 -470 .
[7] Wang Yun; Gu Guanqun; Dui Jiyin;. Research on Protocol Migration[J]. , 1996, 11(6): 601 -606 .
[8] Cheng Qi; Zhu Hong;. MNP: A Class of NP Optimization Problems[J]. , 1997, 12(4): 306 -313 .
[9] Mi Thxi;. Constructive Sets in Computable Sets[J]. , 1997, 12(5): 425 -440 .
[10] CHEN Yangjun;. On the Arc Consistency Problem[J]. , 1999, 14(4): 298 -308 .

ISSN 1000-9000(Print)

         1860-4749(Online)
CN 11-2296/TP

Home
Editorial Board
Author Guidelines
Subscription
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
Tel.:86-10-62610746
E-mail: jcst@ict.ac.cn
 
  Copyright ©2015 JCST, All Rights Reserved