›› 2009, Vol. 24 ›› Issue (6): 1074-1085.

Special Issue: Computer Networks and Distributed Computing

• Special Section on International Partnership Programs Supported by CAS • Previous Articles     Next Articles

Selected Crosstalk Avoidance Code for Reliable Network-on-Chip

Ying Zhang1,2 (张颖), Hua-Wei Li1,* (李华伟), Member, CCF, Senior Member, IEEE, and Xiao-Wei Li1 (李晓维), Member, CCF, Senior Member, IEEE   

  1. 1Key Laboratory of Computer System and Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China
    2Graduate School of the Chinese Academy of Sciences, Beijing 100039, China
  • Received:2009-03-13 Revised:2009-09-03 Online:2009-11-05 Published:2009-11-05
  • About author:
    Ying Zhang received his B.S. degree from Harbin Engineering University in 2006. He is currently a Ph.D. candidate in computer science at Institute of Computing Technology, Chinese Academy of Sciences. His research interests include signal integrity, reliable design of network-on-chip, and VLSI test.
    Hua-Wei Li received her B.S. degree in computer science from Xiangtan University (China) in 1996, and M.S. and Ph.D. degrees from Institute of Computing Technology, Chinese Academy of Sciences, in 1999 and 2001 respectively. She is currently a professor at the Institute of Computing Technology, Chinese Academy of Sciences. Her research interests include VLSI/SoC design verification and test generation, delay test, and dependable computing. She is a senior member of IEEE.
    Xiao-Wei Li received his B.Eng. and M.Eng. degrees in computer science from Hefei University of Technology, China, in 1985 and 1988, respectively, and his Ph.D. degree in computer science from the Institute of Computing Technology (ICT), Chinese Academy of Sciences (CAS), in 1991. From 1991 to 2000, he was an assistant professor and an associate professor (since 1993) in the Department of Computer Science, Peking University, China. He joined the ICT, CAS as a professor in 2000. He is now the deputy director of the Key Lab. of Computer System and Architecture, CAS. He is a senior member of IEEE. Dr. Li's research interests include VLSI testing, design for testability, design verification, dependable computing, wireless sensor networks. He has co-published over 150 papers in academic journals and international conference, hold 21 patents and 29 software copyrights. Dr. Li serves as chair of Technical Committee on Fault Tolerant Computing, CCF (China Computer Federation) since 2008. He serves as vice chair of IEEE Asian Pacific Regional TTTC (Test Technology Technical Council) since 2004. He serves as the steering committee vice-chair of IEEE Asian Test Symposium (ATS) since 2007, he also served as the steering committee chair of IEEE Workshop on RTL and High Level Testing (WRTLT). In addition, he serves on the Technical Program Committee of several IEEE and ACM conferences, including VTS, DATE, ASP-DAC, PRDC, etc. He also serves as member of editorial board of JCST, JOLPE, JETTA, etc.
  • Supported by:

    This paper is supported in part by the National Natural Science Foundation of China (NSFC) under Grant Nos. 60606008, 60633060, and 60776031, the National Basic Research 973 Program of China under Grant No. 2005CB321604, the National High Technology Research and Development 863 Program of China under Grant Nos. 2007AA01Z476, 2007AA01Z109 and 2007AA01Z113, and Co-Building Program of Beijing Municipal Education Commission.

With the shrink of the technology into nanometer scale, network-on-chip (NOC) has become a reasonable solution for connecting plenty of IP blocks on a single chip. But it suffers from both crosstalk effects and single event upset (SEU), especially crosstalk-induced delay, which may constrain the overall performance of NOC. In this paper, we introduce a reliable NOC design using a code with the capability of both crosstalk avoidance and single error correction. Such a code, named selected crosstalk avoidance code (SCAC) in our previous work, joins crosstalk avoidance code (CAC) and error correction code (ECC) together through codeword selection from an original CAC codeword set. It can handle possible error caused by either crosstalk effects or SEU. When designing a reliable NOC, data are encoded to SCAC codewords and can be transmitted rapidly and reliably across NOC. Experimental results show that the NOC design with SCAC achieves higher performance and is reliable to tolerate single errors. Compared with previous crosstalk avoidance methods, SCAC reduces wire overhead, power dissipation and the total delay. When SCAC is used in NOC, it can save 20% area overhead and reduce 49% power dissipation.% than the previous methods could.

[1] The International technology roadmap for semiconductors. Semiconductor Industry Association, 2007.
[2] Kundus S, Zachariah S T, Chang Y S et al. On modeling crosstalk faults. IEEE Trans. CAD, 2005, 24(12): 1909– 1915.
[3] Stan M, Burleson W. Bus-invert coding for low-power I/O. IEEE Trans. VLSI Syst., 1995, 3(1): 49–58.
[4] Stan M, Burleson W. Low-power encodings for global communication in CMOS VLSI. IEEE Trans. VLSI Syst., 1997, 5(4): 444–455.
[5] Sotiriadis P, Chandrakasan A. Bus energy reduction by transition pattern coding using a detailed deep submicrometer bus model. IEEE Trans. Circuits and Systems-I, 2003, 50(10): 1280–1295.
[6] Sotiriadis P, Chandrakasan A. Reducing bus delay in submicron technology using coding. In Proc. Asia and South Pacific Design Automation Conference, Yokohama, Japan, Jan. 30–Feb. 2, 2001, pp.109–114.
[7] Victor B, Keutzer K. Bus encoding to prevent crosstalk delay. In Proc. International Conference on Computer Aided Design, San Jose, USA, Nov. 4–8, 2001, pp.57–63.
[8] Duan C, Tirumala A, Khatri S P. Analysis and avoidance of crosstalk in on-chip buses. In Proc. IEEE Hot Interconnects, Standford, USA, Aug. 22–24, 2001, pp.133–138.
[9] Duan C, Khatri S P. Exploiting crosstalk to speed up on-chip buses. In Proc. Design, Automation & Test in Europe, Paris, France, Feb. 16–20, 2004, pp.778–783.
[10] Frantz A P, Cassel M, Kastensmidt F L, Cota E, Carro L. Crosstalk- and SEU-aware networks on chips. IEEE Design & Test of Computers, 2007, 24(4): 340–350.
[11] Zhang Y, Li H, Li X, Hu Y. Codeword selection for crosstalk avoidance and error correction on interconnects. In Proc. IEEE VLSI Test Symposium 2008, San Diego, USA, May 4–8, pp.377–382.
[12] Sridhara S R, Shanbhag N R. Coding for reliable on-chip buses: A class of fundamental bounds and practical codes. IEEE Trans. CAD, 2007, 26(5): 977–982.
[13] Zhang Y, Li H, Li X. Reliable network-on-chip router for crosstalk and soft error tolerance. In Proc. IEEE Asian Test Symposium, Sapporo, Japan, Nov. 24–27, 2008, pp.438–443.
[14] Cuviello M, Dey S, Bai X, Zhao Y. Fault modeling and simulation for crosstalk in system-on-chip interconnects. In Proc. International Conference on Computer Aided Design, San Jose, USA, Nov.7–11, 1999, pp.297–303.
[15] Sotiriadis P, Chandrakasan A. Low power bus coding techniques considering inter-wire capacitances. In Proc. IEEE Custom Integrated Circuits Conference, Orlando, USA, May 21–24, 2000, pp.507–510.
[16] Frantz A P, Kastensmidt F L, Carro L, Cota E. Dependable network-on-chip router able to simultaneously tolerate soft errors and crosstalk. In Proc. IEEE International Test Conference, Oct. 22–27, 2006, pp.1–9.
[17] Clark G C, J Bibb Cain. Error-Correction Coding for Digital Communications. New York: Plenum Press, 1981.
[18] Rao T R N, Fujiwara E. Error Control Coding for Computer Systems. New Jersey: Prentice Hall, 1989.
[19] April 2008, http://toledo.inf.pucrs.br/∼grph/Projects/ Hermes/ Hermes.html
[20] Sotiriadis P P, Chandrakasan A P. A bus energy model for deep submicron technology. IEEE Trans. VLSI Syst., 2002, 10(3): 341–350.
[21] Pamunuwa D, Zheng L R, Tenhunen H. Maximizing throughput over parallel wire structures in the deep submicrometer regime. IEEE Trans. VLSI Syst., 2003, 11(2): 224–243.

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
[1] Liu Mingye; Hong Enyu;. Some Covering Problems and Their Solutions in Automatic Logic Synthesis Systems[J]. , 1986, 1(2): 83 -92 .
[2] Chen Shihua;. On the Structure of (Weak) Inverses of an (Weakly) Invertible Finite Automaton[J]. , 1986, 1(3): 92 -100 .
[3] Gao Qingshi; Zhang Xiang; Yang Shufan; Chen Shuqing;. Vector Computer 757[J]. , 1986, 1(3): 1 -14 .
[4] Chen Zhaoxiong; Gao Qingshi;. A Substitution Based Model for the Implementation of PROLOG——The Design and Implementation of LPROLOG[J]. , 1986, 1(4): 17 -26 .
[5] Huang Heyan;. A Parallel Implementation Model of HPARLOG[J]. , 1986, 1(4): 27 -38 .
[6] Min Yinghua; Han Zhide;. A Built-in Test Pattern Generator[J]. , 1986, 1(4): 62 -74 .
[7] Tang Tonggao; Zhao Zhaokeng;. Stack Method in Program Semantics[J]. , 1987, 2(1): 51 -63 .
[8] Min Yinghua;. Easy Test Generation PLAs[J]. , 1987, 2(1): 72 -80 .
[9] Zhu Hong;. Some Mathematical Properties of the Functional Programming Language FP[J]. , 1987, 2(3): 202 -216 .
[10] Li Minghui;. CAD System of Microprogrammed Digital Systems[J]. , 1987, 2(3): 226 -235 .

ISSN 1000-9000(Print)

         1860-4749(Online)
CN 11-2296/TP

Home
Editorial Board
Author Guidelines
Subscription
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
Tel.:86-10-62610746
E-mail: jcst@ict.ac.cn
 
  Copyright ©2015 JCST, All Rights Reserved