Hu W W, Tang Z M. Microarchitecture design of the Godson1 Processor. Chinese Journal of Computers, April 2003, 26(4): 385-396. (in Chinese)
 Hu W W, Zhang F X, Li Z S. Microarchitecture of the Godson-2 processor. Journal of Computer Science and Technology, March 2005, 20(2): 243-249.
 Hammond L et al. A single-chip multiprocessor. IEEE Computer, Sept. 1997, 30(9): 79-85.
 Tendler J, Dodson S, Fields S, Le H, Sinharoy B. Power4 system microarchitecture. IBM Technical White Paper, October 2001.
 Kalla R et al. IBM POWER5 chip: A dual-core multithreaded processor. IEEE Micro, March 2004, 24(2): 40-47.
 Kongetira P et al. Niagara: A 32-way multithreaded Sparc processor. IEEE Micro, March 2005, 25(2): 21-29.
 Hu W W, Wang J, Gao X, Chen Y, Liu Q, Li G J. Godson3: A scalable multicore RISC processor with X86 emulation. IEEE Micro, 2009, March/April, pp.17-29.
 Laudon J, Lenoski D. The SGI origin: A ccNUMA highly scalable server. In Proc. the 24th International Symposium on Computer Architecture, Denver, USA, June 2-4, 1997, pp.241251.
 Klaiber A. The technology behind CrusoeTM processors. White paper, Transmeta Corporation, Jan. 2000.
 Wang H, Gao X, Chen Y, Hu W. Interconnection of Godson3 multi-core processor. Journal of Computer Research and Development, Dec. 2008, 45(12): 2001-2010. (in Chinese)
 Hu W W, Zhao J Y, Zhong S Q, Yang X, Guidetti E, Wu C. Implementing a 1GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology. Journal of Computer Science and Technology, 2007, 22(1): 1-14.