›› 2010, Vol. 25 ›› Issue (2): 200-213.

• Special Section on CPU Researches in China • Previous Articles     Next Articles

Research Progress of UniCore CPUs and PKUnity SoCs

Xu Cheng (程 旭), Senior Member, CCF, Xiao-Yin Wang (王箫音), Jun-Lin Lu(陆俊林), Jiang-Fang Yi (易江芳), Dong Tong (佟 冬), Xue-Tao Guan (管雪涛), Feng Liu (刘 锋), Xian-Hua Liu (刘先华), Member, CCF, Chun Yang (杨 春), and Yi Feng (冯 毅)   

  1. Microprocessor Research and Development Center, Peking University, Beijing 100871, China
  • Received:2009-02-20 Revised:2010-01-20 Online:2010-03-05 Published:2010-03-05
  • About author:
    Xu Cheng is a professor and Ph.D. advisor in Peking University. He is the director of Microprocessor Research and Development Center and a member of Advisory Committee for State Informatization. His research interests include high performance microprocessor, system-on-chip, embedded system, instruction-level parallelism, HW/SW co-design and compiler optimization. He is also a member of China Computer Federation (CCF).
    Xiao-Yin Wang is currently a Ph.D. candidate in the School of Electronics Engineering and Computer Science, Peking University. Her research interests include microprocessor architecture, low-power cache design and memory system optimization.
    Jun-Lin Lu received his Ph.D. degree in computer science from Peking University in 2009. He is now a postdoctoral researcher in Peking University. His research interests include HW/SW co-design and the communication architecture of system-on-chip.
    Jiang-Fang Yi received her Ph.D. degree in computer science from Peking University in 2007. She is now a postdoctoral researcher in Peking University. Her research interests include HW/SW co-design, system-on-chip verification and test vector automatic generation.
    Dong Tong received his Ph.D. degree in computer science from Harbin Institute of Technology in 1999. He is now a professor in Peking University. His research interests include processor architecture, reconfigurable computing, interconnection network and system-on-chip design.
    Xue-Tao Guan received his Ph.D. degree in computer science from Peking University in 2006. He is now a lecturer and researcher in Peking University. His research interests include operating system, low level system software and system virtual machine.
    Feng Liu received his Ph.D. degree in microelectronics from Xidian University in 2005. He is now a lecturer and researcher in Peking University. His research interests include VLSI design, video and graphics processing architecture and multimedia system.
    Xian-Hua Liu received his Ph.D. degree in computer science from Peking University in 2007. He is now a postdoctoral researcher in Peking University. His research interests include compiler optimization and HW/SW co-design. He is a member of CCF.
    Chun Yang received his Ph.D. degree in computer science from Peking University in 2008. He is now a postdoctoral researcher in Peking University. His research interests include thin-client computing, virtual machine monitor, operating system and system software.
    Yi Feng received his Ph.D. degree in computer science from Peking University in 2009. He is now a postdoctoral researcher in Peking University. His research interests include HW/SW co-design, system-on-chip design and verification.
  • Supported by:

    Supported by the National High Technology Research and Development 863 Program of China under Grant Nos. 2002AA1Z1010, 2003AA1Z1010, 2004AA1Z1010 and 2006AA010202.

CPU and System-on-Chip (SoC) are two key technologies of IT industry. During the course of ten years of research, we have defined the UniCore instruction set architecture, and designed the UniCore CPU and the PKUnity SoC family. This cross-disciplinary practice has also fostered many innovations in microprocessor architecture, optimizing compilers, low power design, functional verification, physical design, and so on. In the mean time, we have put technology transfer on the list of our top priorities. This effort has led to several marketable products, such as ultra mobile personal computers, secure micro-workstations and 3C-converged consumer electronics. The development of the next generation products, the 64-bit multi-core CPU and SoC, is also underway. They will find their applications in secure and adaptable computers for mobile and desktop, as well as personal digital multimedia devices. Being consistent with the philosophy and the long-term plan, and by leveraging the cutting-edge process technology, we will continue to make more innovations in CPUs and SoCs, and strengthen our commitment to technology transfer.


[1] Asanovic K, Bodik R et al. The Parallel Computing Laboratory at U.C. Berkeley: A research agenda based on the Berkeley view. Technical Report, UCB/EECS-200823, EECS Department, University of California at Berkeley, March 21, 2008.

[2] Slingerland N, Smith A J. Measuring the performance of multimedia instruction sets. IEEE Transactions on Computers, Nov. 2002, 51(11): 1317-1332.

[3] Vajapeyam S, Valero M. Early 21st century processors. IEEE Computer, Apr. 2001, 34(4): 47-50.

[4] International technology roadmap for semiconductors. http://www.itrs.net, 2008.

[5] Agerwala T, Chatterjee S. Computer architecture: Challenges and opportunities for the next decade. IEEE Micro, MayJune, 2005, 25(3): 58-69.

[6] Flynn M J, Hung P. Microprocessor design issues: Thoughts on the road ahead. IEEE Micro, May-June, 2005, 25(3): 1631.

[7] Asanovic K, Bodik R et al. The landscape of parallel computing research: A view from Berkeley. Technical Report, UCB/EECS-2006-183, EECS Department, University of California at Berkeley, Dec. 18, 2006.

[8] Mobile Intel_ AtomTM processor N270 single core datasheet. Intel Corporation, May 2008.

[9] VIA NanoTM processor introductory white paper. VIA Technologies Inc., May 2008.

[10] NVIDIA Corporation. http://www.nvidia.com/object/product tegra apx us.html, 2009.

[11] Sun H, Yang K, Zhao Y, Tong D, Cheng X. CASA: A new IFU architecture for power-efficient instruction cache and TLB designs. Journal of Computer Science and Technology, Jan. 2008, 23(1): 141-153.

[12] Sun H, Tong D, Yuan P, Cheng X. Cluster-based power management mechanism for register files. Acta Electronica Sinica, Feb. 2008, 36(2): 278-284. (in Chinese)

[13] Song C, Cheng X. Multi-level TLB performance evaluation based on Unity-863 SoC. Acta Electronica Sinica, Feb. 2005, 33(2): 363-366. (in Chinese)

[14] Zhao Y, Li X, Tong D, Cheng X. An energy-efficient instruction scheduler design with two-level shelving and adaptive banking. Journal of Computer Science and Technology, Jan. 2007, 22(1): 15-24.

[15] Zhao Y, Li X, Tong D, Sun H, Chen J, Cheng X. Active-cycle based register file design for reduced ports and energy. Chinese Journal of Computers, Feb. 2008, 31(2): 299-308. (in Chinese)

[16] Wang X, Tong D, Sun H, Cheng X. An on-demand mechanism for data cache leakage power management. Acta Electronica Sinica, Feb. 2009, 37(2): 362-366. (in Chinese)

[17] Xu Junjuan. Research on multi-bitwidth and multi-voltage high-level synthesis

[Ph.D. Dissertation]. Peking University, 2005.

[18] Zhao X. Leakage power estimation and optimization for standard cell based CMOS circuits

[Ph.D. Dissertation]. Peking University, 2007.

[19] Zhou Z. The design and implementation of verification platform of PKUnity863 SoC

[Master Thesis]. Peking University, 2007.

[20] Feng Y, Zhou Z, Tong D, Cheng X. Clock domain crossing fault model and coverage metric for validation of SoC design. In Proc. Conference on Design, Automation and Test in Europe, Nice, France, April 16-20, 2007, pp.1385-1390.

[21] Feng Y, Yi J, Liu D, Tong D, Cheng X. Model checking on clock domain crossing design of system-on-chip. Acta Electronica Sinica, May 2008, 36(5): 886-892. (in Chinese)

[22] Feng Y, Xu J, Yi J, Tong D, Cheng X. Property generation method for model checking on clock domain crossing design. Acta Electronica Sinica, Feb. 2009, 37(2): 258-265. (in Chinese)

[23] Yi J. Research on coverage metrics and automatic generation of simulation vectors in SoC functional verification

[Ph.D. Dissertation]. Peking University, 2007.

[24] Wang K, Duan L, Cheng X. ExtensiveSlackBalance: An approach to make front-end tools aware of clock skew scheduling. In Proc. the 43rd Design Automation Conference, San Francisco, USA, July 24-28, 2006, pp.951-954.

[25] Wang K, Fang H, Xu H, Cheng X. A fast incremental clock skew scheduling algorithm for slack optimization. In Proc. Asia and South Pacific Design Automation Conference, Seoul, Korea, Jan. 21-24, 2008, pp.492-497.

[26] Duan L. Wire length and power optimization in clock tree routing algorithms

[Ph.D. Dissertation]. Peking University, 2008.

[27] Fang H, Tong C, Yao B, Song X, Cheng X. CacheCompress: A novel approach for test data compression with cache for IP embedded cores. In Proc. Int. Conference on ComputerAided Design, San Jose, USA, Nov. 5-8, 2007, pp.509-512.

[28] Fang H, Tong C, Cheng X. RunBasedReordering: A novel approach for test data compression and scan power. In Proc. Asia and South Pacific Design Automation Conference, Yokohama, Japan, Jan. 23-26, 2007, pp.732-737.

[29] Qu N, Zhao Y, Guan X, Cheng X. A retargetable full system simulator for thin client platform. Chinese Journal of Electronics, Jul. 2007, 16(3): 401-405.

[30] Yang C, Niu Y, Xia Y, Cheng X. Performance analysis applications in virtual of interactive desktop machine environment. Chinese Journal of Electronics, 2008, 17(2): 242-246.

[31] Yang C. Study on several key issues of network computer/ server computing

[PhD Dissertation]. Peking University, 2007.

[32] Guan X, Liu S, Cheng X. Multiple-interface operating systems designed for thin-client platforms. Chinese Journal of Electronics, 2007, 16(2): 227-230.

[33] Zhu D, Cheng X, Shen H. Dynamic branch prediction research and design for UNICORE architecture. Acta Electronica Sinica, Aug. 2004, 32(8): 1351-1355. (in Chinese)

[34] Zhu D. Research on branch mechanism for UNICORE architecture

[Ph.D. Dissertation]. Peking University, 2004.

[35] Liu X, Yang Y, Zhang J, Cheng X. A basic-block reordering algorithm based on structural analysis. Journal of Software, Jul. 2008, 19(7): 1603-1612. (in Chinese)

[36] Slingerland N T, Smith A J. Design and characterization of the Berkeley multimedia workload. Technical Report, UCB/CSD-00-1122, EECS Department, University of California at Berkeley, Dec. 2000.

[37] Chen F, Jiang S, Zhang X. SmartSaver: Turning flash drive into a disk energy saver for mobile computers. In Proc. Int. Symp. Low Power Electronics and Design, Tegernsee, Germany, Oct. 4-6, 2006, pp.412-417.

[38] Kgil T, Mudge T. FlashCache: A NAND flash memory file cache for low power web servers. In Proc. the Int. Conference on Compilers, Architecture and Synthesis for Embedded Systems, Seoul, Korea, Oct. 22-25, 2006, pp.103-112.

[39] Kim Y J, Kwon K T, Kim J. Energy-efficient file placement techniques for heterogeneous mobile storage systems. In Proc. the Int. Conference on Embedded Software, Seoul, Korea, Oct. 22-25, 2006, pp.171-177.

[40] Zadok E, Badulescu I. A stackable file system interface for Linux. In Proc. the 5th Annual Linux Expo, Raleigh, USA, May 18-22, 1999, pp.141-151.

No related articles found!
Viewed
Full text


Abstract

Cited

  Shared   
  Discussed   
[1] Liu Mingye; Hong Enyu;. Some Covering Problems and Their Solutions in Automatic Logic Synthesis Systems[J]. , 1986, 1(2): 83 -92 .
[2] Chen Shihua;. On the Structure of (Weak) Inverses of an (Weakly) Invertible Finite Automaton[J]. , 1986, 1(3): 92 -100 .
[3] Gao Qingshi; Zhang Xiang; Yang Shufan; Chen Shuqing;. Vector Computer 757[J]. , 1986, 1(3): 1 -14 .
[4] Chen Zhaoxiong; Gao Qingshi;. A Substitution Based Model for the Implementation of PROLOG——The Design and Implementation of LPROLOG[J]. , 1986, 1(4): 17 -26 .
[5] Huang Heyan;. A Parallel Implementation Model of HPARLOG[J]. , 1986, 1(4): 27 -38 .
[6] Min Yinghua; Han Zhide;. A Built-in Test Pattern Generator[J]. , 1986, 1(4): 62 -74 .
[7] Tang Tonggao; Zhao Zhaokeng;. Stack Method in Program Semantics[J]. , 1987, 2(1): 51 -63 .
[8] Min Yinghua;. Easy Test Generation PLAs[J]. , 1987, 2(1): 72 -80 .
[9] Zhu Hong;. Some Mathematical Properties of the Functional Programming Language FP[J]. , 1987, 2(3): 202 -216 .
[10] Li Minghui;. CAD System of Microprogrammed Digital Systems[J]. , 1987, 2(3): 226 -235 .

ISSN 1000-9000(Print)

         1860-4749(Online)
CN 11-2296/TP

Home
Editorial Board
Author Guidelines
Subscription
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
Tel.:86-10-62610746
E-mail: jcst@ict.ac.cn
 
  Copyright ©2015 JCST, All Rights Reserved