›› 2013, Vol. 28 ›› Issue (4): 682-688.doi: 10.1007/s11390-013-1368-7

Special Issue: Computer Architecture and Systems

• Architecture and VLSI Design • Previous Articles     Next Articles

A Robust and Power-Efficient SoC Implementation in 65nm

Bin Xiao1,2,3 (肖斌), Yi-Fu Zhang1,2,3 (张译夫), Yan-Ping Gao1,2,3 (高燕萍), Liang Yang3 (杨梁) Dong-Mei Wu1,3 (吴冬梅), and Bao-Xia Fan3 (范宝峡)   

  1. 1. State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences Beijing 100190, China;
    2. University of Chinese Academy of Sciences, Beijing 100049, China;
    3. Loongson Technology Corporation Limited, Beijing 100190, China
  • Received:2012-09-28 Revised:2013-03-07 Online:2013-07-05 Published:2013-07-05
  • Supported by:

    This work is supported by the National Natural Science Foundation of China under Grant Nos. 61003064, 61050002, 61070025, 61100163, the National High Technology Research and Development 863 Program of China under Grant Nos. 2012AA010901, 2012AA011002, 2012AA012202, 2013AA014301.

Godson2H is a complex SoC (System-on-Chip) of Godson series, which is a 117mm2, 152 million transistors chip fabricated in 65nm CMOS LP/GP process technology. It integrates a 1 GHz processor core and abundant high or low speed peripheral IO interfaces. To overcome on-chip-variation problems in deep submicron designs, many methods are adopted in clock tree, and PVT detectors are integrated for debug. To meet the low power constraints in different applications, most of state-of-the-art low power methods are used carefully, such as dynamic voltage and frequency scaling, power gating and aggressive multi-voltage design.

[1] Borkar S, Karnik T, Narendra S, Tschanz J, Keshavarzi A,De V. Parameter variations and impact on circuits and micro-architecture. In Proc. the 40th Annual Design AutomationConference, Jun. 2003, pp.338-342.

[2] Karnik T, Borkar S, De V. Sub-90nm technologies: Challengesand opportunities for CAD. In Proc. the 2002 IEEE/ACMInt. Conf. Computer-Aided Design, Nov. 2002, pp.203-206.

[3] Hu W, Wang R, Chen Y, Fan B, Zhong S, Gao X, Qi Z, YangX. Godson-3B: A 1 GHz 40W 8-core 128GFLOPS processorin 65nm CMOS. In Digest of Technical Papers of 2011 Int.Solid-State Circuits Conference (ISSCC), Feb. 2011, pp.76-78.

[4] Hu W, Wang J, Gao X, Chen Y, Liu Q, Li G. Godson-3: Ascalable multicore RISC processor with X86 emulation. IEEEMicro, 2009, 29(2): 17-29.

[5] Fan B, Yang L, Gao Z, Zhang F, Wang R. The implementa-tion and design methodology of a quad-core version Godson-3microprocessor. In Proc. the 52nd IEEE Int. Midwest Symp.Circuits and Systems, Aug. 2009, pp.1167-1170.

[6] Nassif S R. Within-chip variability analysis. In Technical Di-gest of Int. Electron Devices Meeting, Dec. 1998, pp.283-286.

[7] Zuchowski P S, Habitz P A, Hayes J D, Oppold J H. Pro-cess and environmental variation impacts on ASIC timing.In Proc. the 2004 IEEE/ACM International Conference onComputer-Aided Design, Nov. 2004, pp.336-342.

[8] Luo J, Sinha S, Su Q et al. An IC manufacturing yield modelconsidering intra-die variations. In Proc. the 43rd AnnualDesign Automation Conf., Jul. 2006, pp.749-754.

[9] Keating M, Flynn D, Aitken R, Gibbons A, Shi K. Low PowerMethodology Manual: For System-on-Chip Design. SpringerPublishing Company, Incorporated, 2007.

[10] Floyd M S, Ghiasi S, Keller T W et al. System power man-agement support in the IBM POWER6 microprocessor. IBMJournal of Research and Development, 2007, 51(6): 733-746.

[11] Fan Q, Zhang G, Hu W. A synchronized variable frequencyclock scheme in chip multiprocessors. In Proc. IEEE Int.Symp. Circuits and Systems, May. 2008, pp.3410-3413.

[12] De V, Borkar S. Technology and design challenges for lowpower and high performance. In Proc. the 1999 Int. Symp.Low Power Electronics and Design, Aug. 1999, pp.163-168.

[13] Kosonocky S V, Bhavnagarwala A J, Chin K et al. Low-power circuits and technology for wireless digital systems.IBM Journal of Research and Development, 2003, 47(2/3):283-298.

[14] Dai W J. Hierarchical physical design methodology for multi-million gate chips. In Proc. International Symposium onPhysical Design, Apr. 2001, pp.179-181.

[15] Cong J. Timing closure based on physical hierarchy. In Proc.the 2002 Int. Symp. Physical Design, Apr. 2002, pp.170-174.

[16] Wang R, Fan B X, Yang L et al. Physical implementation ofthe eight-core Godson-3B microprocessor. Journal of Com-puter Science and Technology, 2011, 26(3): 520-527.
No related articles found!
Full text



[1] Jose K- Raphel; Siu Cheung Hui; Angela Goh;. Class Based Contextual Logic for DOOD[J]. , 1996, 11(2): 161 -170 .
[2] Chi-Ming CHUNG; Ding-An CHIANG; YANG Qing;. A Comparative Analysis of Different Arbitration Protocols for Multiple-Bus Multiprocessors[J]. , 1996, 11(3): 313 -325 .
[3] Ma Zongmin; Yan Li;. Using Multivalued Logic in Relational Database Containing Null Value[J]. , 1996, 11(4): 421 -426 .
[4] Wen Zheng, Jun-Hai Yong, and Jean-Claude Paul. Visual Simulation of Multiple Unmixable Fluids[J]. , 2007, 22(1): 156 -160 .
[5] Hai-Bo Tian, Xi Sun, and Yu-Min Wang. A New Public-Key Encryption Scheme[J]. , 2007, 22(1): 95 -02 .
[6] Xin Liu (刘欣) and Tsuyoshi Murata, Member, ACM, IEEE. Detecting Communities in K-Partite K-Uniform (Hyper)Networks[J]. , 2011, 26(5): 778 -791 .
[7] Wei Hu (胡伟), Zhao Dong (董朝), and Guo-Dong Yuan (袁国栋). Edit Propagation via Edge-Aware Filtering[J]. , 2012, 27(4): 830 -840 .
[8] Yu-Xin Ma, Jia-Yi Xu, Di-Chao Peng, Ting Zhang, Cheng-Zhe Jin, Hua-Min Qu, Wei Chen, and Qun-Sheng Peng . A Visual Analysis Approach for Community Detection of Multi-Context Mobile Social Networks[J]. , 2013, 28(5): 797 -809 .
[9] Zhi-Ping Jiang, Wei Xi, Xiangyang Li, Shaojie Tang, Ji-Zhong Zhao, Jin-Song Han, Kun Zhao, Zhi Wang, and Bo Xiao. Communicating Is Crowdsourcing:Wi-Fi Indoor Localization with CSI-Based Speed Estimation[J]. , 2014, 29(4): 589 -604 .
[10] Chao Deng, Yi-Ci Cai, Qiang Zhou. Register Clustering Methodology for Low Power Clock Tree Synthesis[J]. , 2015, 30(2): 391 -403 .

ISSN 1000-9000(Print)

CN 11-2296/TP

Editorial Board
Author Guidelines
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
E-mail: jcst@ict.ac.cn
  Copyright ©2015 JCST, All Rights Reserved