[1] Hua H, Mineo C, Schoenfliess K, Sule A, Melamed S, JenkalR, Davis W R. Exploring compromises among timing, powerand temperature in three-dimensional integrated circuits. InProc. the 43th Design Automation Conference, June 2006,pp.997-1002.[2] Hu J, Shin Y, Dhanwada N, Marculescu R. Architectingvoltage-islands in core based system-on-a-chip designs. InProc. Int. Symp. Low Power Electronics and Design, August2004, pp.180-185.[3] Hung W, Link G, Xie Y, Vijaykrishnan N, Dhanwadaf N,Conner J. Temperature-aware voltage islands architecting insystem-on-chip design. In Proc. IEEE International Confer-ence on Computer Design, October 2005, pp.689-696.[4] Mak W K, Chen J W. Voltage island generation under per-formance requirement for SoC designs. In Proc. Asia andSouth Pacific Design Automation Conference, January 2007,pp.798-803.[5] Lee W P, Liu H Y, Chang Y W. Voltage island aware floor-planning for power and timing optimization. In Proc. Inter-national Conference on Computer-Aided Design, November2006, pp.389-394.[6] Lee W P, Liu H Y, Chang Y W. An ILP algorithm for post-floorplanning votage-island generation considering power-network planning. In Proc. International Conference onComputer-Aided Design, November 2007, pp.650-655.[7] Ma Y C, Qiu X, He X Q, Hong X L. Incremental power opti-mization for multiple supply voltage design. In Proc. Inter-national Symposium on Quality of Electronic Design, March2009, pp.280-286.[8] Yu S A, Huang P Y, Lee Y M. A multiple supply voltage basedpower reduction method in 3-D ICs considering process vari-ations and thermal effects. In Proc. Asia and South PacificDesign Automation Conference, January 2009, pp.55-60.[9] Cong J, Wei J, Zhang Y. A thermal-driven floorplanning al-gorithm for 3D ICs. In Proc. International Conference onComputer-Aided Design, November 2004, pp.306-313.[10] Hung W L, Link G M, Xie Y, Vijaykrishnan N, Irwin M J.Interconnect and thermal-aware floorplanning for 3D micro-processors. In Proc. the 7th International Symposium onQuality Electronic Design, March 2006, pp.98-104.[11] Yu H, Ho J, He L. Allocating power ground vias in 3D ICsfor simultaneous power and thermal integrity. ACM Trans-actions on Design Automation of Electronic Systems (TO-DAES), 2009, 14(3): Article No. 41.[12] Yu H, Shi Y, He L, Karnik T. Thermal via allocation for3D ICs considering temporally and spatially variant thermalpower. IEEE Transactions on Very Large Scale IntegrationSystems (TVLSI), 2008, 16(12): 1609-1619.[13] Wilkerson P, Raman A, Turowski M. Fast, automated thermalsimulation of three-dimensional integrated circuits. In Proc.the 9th Intersociety Conference on Thermal and Thermo-mechanical Phenomena in Electronic Systems, June 2004,pp.706-713.[14] Cong J, Zhang Y. Thermal via planning for 3-D ICs. InProc. International Conference on Computer-Aided Design,November 2005, pp.745-752.[15] Cong J, Zhang Y. Thermal-driven multilevel routing for 3-DICs. In Proc. Asia and South Pacific Design AutomationConference, January 2005, pp.121-126.[16] Cheng Y, Tsai C, Teng C, Kang S. Electrothermal Analysisof VLSI Systems. Springer, 2000.[17] Ma Y C, Li X, Wang Y, Hong X L. Thermal-aware incre-mental floorplanning for 3D ICs based on MILP formulation.IEICE Transactions on Fundamentals of Electronics, Com-munications and Computer Sciences, 2009, E92-A(12): 2979-2989. |