Journal of Computer Science and Technology ›› 2021, Vol. 36 ›› Issue (5): 1133-1144.doi: 10.1007/s11390-021-0909-8

Special Issue: Computer Architecture and Systems

• Special Section of 2020 CCF Integrated Circuit Design and Automation Conference • Previous Articles     Next Articles

Temperature-Aware Electromigration Analysis with Current-Tracking in Power Grid Networks

Jing Wang, Yi-Ci Cai, Senior Member, CCF, Member, ACM, IEEE, and Qiang Zhou, Senior Member, CCF, Member, ACM, IEEE        

  1. Department of Computer Science and Technology, Tsinghua University, Beijing 100084, China
  • Received:2020-08-15 Revised:2021-08-11 Online:2021-09-30 Published:2021-09-30
  • About author:Jing Wang received her B.S. degree in electrical engineering and automation from China University of Mining and Technology, Beijing, in 2012, and her Master's degree in detection technology and automatic equipment from China University of Mining and Technology, Beijing, in 2016. Currently, she is pursuing her Ph.D. degree in computer science and technology from Tsinghua University, Beijing. Her current research interests include power/ground distribution network analysis and optimization.
  • Supported by:
    This work was supported by the National Natural Science Foundation of China under Grant No. 61774091, and the Key Research and Development Program of China under Grant No. 2019YFB2205001.

Electromigration (EM) is a severe reliability issue in power grid networks. The via array possesses special EM characteristics and suffers from Joule heating and current crowding, closely related to EM violations. In this study, a power grid EM analysis method was developed to solve temperature variation effects for the via array EM. The new method is based on the temperature-aware EM model, which considers the effects of self-heating and thermal coupling of interconnected lines in a power grid. According to the model, the proposed methodology introduces a locality-driven strategy and current tracking to perform full-chip EM assessment for multilayered power grids. The results show that temperature due to Joule heating indeed has significant impacts on the via EM failure. The results further demonstrate that the proposed method might reasonably improve efficiency while ensuring the accuracy of the analysis.

Key words: electromigration (EM); self-heating; thermal coupling; via;

[1] Wang X, Wang H, He J et al. Physics based electromigration modeling and assessment for multi-segment interconnects in power grid networks. In Proc. the 2017 Design, Automation Test in Europe Conference Exhibition, March 2017, pp.1727-1732. DOI:10.23919/DATE.2017.7927272.
[2] Yan M, Cai Y, Wang J et al. An effective power grid optimization approach for the electromigration reliability. In Proc. the 2017 IEEE Computer Society Annual Symposium on VLSI, July 2017, pp.453-458. DOI:10.1109/ISVLSI.2017.85.
[3] Cochran R, Reda S. Spectral techniques for high-resolution thermal characterization with limited sensor data. In Proc. the 46th ACM/IEEE Design Automation Conference, July 2009, pp.478-483. DOI:10.1145/1629911.1630037.
[4] Sadiqbatcha S, Zhao Y, Zhang J et al. Machine learning based online full-chip heatmap estimation. In Proc. the 25th Asia and South Pacific Design Automation Conference, January 2020, pp.229-234. DOI:10.1109/ASPDAC47756.2020.9045204.
[5] Li D, Marek-Sadowska M, Nassif S R. A method for improving power grid resilience to electromigrationcaused via failures. IEEE Transactions on Very Large Scale Integration Systems, 2015, 23(1):118-130. DOI:10.1109/TVLSI.2014.2301458.
[6] Abbasinasab A, Mareksadowska M. Non-uniform temperature distribution in interconnects and its impact on electromigration. In Proc. the 2019 on Great Lakes Symposium on VLSI, May 2019, pp.117-122. DOI:10.1145/3299874.3317973.
[7] Huang X, Sukharev V, Kim T et al. Electromigration recovery modeling and analysis under time-dependent current and temperature stressing. In Proc. the 21st Asia and South Pacific Design Automation Conference, January 2016, pp.244-249. DOI:10.1109/ASPDAC.2016.7428018.
[8] Paik J M, Park H, Joo Y C. Effect of low-k dielectric on stress and stress-induced damage in Cu interconnects. Microelectronic Engineering, 2004, 71(3/4):348-357. DOI:10.1016/j.mee.2004.02.094.
[9] Wang J, Cai Y, Zhou Q. A power grids electromigration analysis with via array using current-tracing model. In Proc. the 2021 IEEE International Symposium on Circuits and Systems, May 2021. DOI:10.1109/ISCAS51556.2021.9401432.
[10] Chiang T, Saraswat K. Closed-form analytical thermal model for accurate temperature estimation of multilevel ULSI interconnects. In Proc. the 2003 Symposium on VLSI Circuits. Digest of Technical Papers, June 2003, pp.275-278. DOI:10.1109/VLSIC.2003.1221225.
[11] Mishra V, Jain P, Marella S K. Incorporating the role of stress on electromigration in power grids with via arrays. In Proc. the 54th ACM/EDAC/IEEE Design Automation Conference, June 2017, pp.1-6. DOI:10.1145/3061639.3062266.
[12] Pan S H, Chang N. Fast thermal coupling simulation of on-chip hot interconnect for thermal-aware EM methodology. In Proc. the 65th Electronic Components and Technology Conference, May 2015, pp.1168-1175. DOI:10.1109/ECTC.2015.7159743.
[13] K?se S, Friedman E G. Fast algorithms for IR voltage drop analysis exploiting locality. In Proc. the 48th ACM/EDAC/IEEE Design Automation Conference, June 2011, pp.996-1001. DOI:10.1145/2024724.2024944.
[14] Najm F N, Sukharev V. Efficient simulation of electromigration damage in large chip power grids using accurate physical models (invited paper). In Proc. the 2019 IEEE International Reliability Physics Symposium, March 31-April 4, 2019. DOI:10.1109/IRPS.2019.8720438.
[15] Black J R. Electromigration) A brief survey and some recent results. IEEE Transactions on Electron Devices, 1969, 16(4):338-347. DOI:10.1109/t-ed.1969.16754.
[16] Huang X, Sukharev V, Choy J H et al. Electromigration assessment for power grid networks considering temperature and thermal stress effects. Integration, 2016, 55:307-315. DOI:10.1016/j.vlsi.2016.04.001.
[17] Korhonen M A, BoRgesen P, Tu K N et al. Stress evolution due to electromigration in confined metal lines. Journal of Applied Physics, 1993, 73(8):3790-3799. DOI:10.1063/1.354073.
[18] Ajami A H, Bnerjee K, Pedram M et al. Analysis of non-uniform temperature-dependent interconnect performance in high performance ICs. In Proc. the 38th Design Automation Conference, June 2001, pp.567-572. DOI:10.1145/378239.379025.
[19] Wang J, Cai Y, Yan M, Zhou Q. Composite optimization for electromigration reliability and noise in power grid networks. In Proc. the 2019 IEEE International Symposium on Circuits and Systems, May 2019. DOI:10.1109/ISCAS.2019.8702122.
[20] Sengupta D, Mishra V, Sapatnekar S S. Predicting electromigration mortality under temperature and product lifetime specifications. In Proc. the 53rd Annual Design Automation Conference, June 2016, Article No. 43. DOI:10.1145/2897937.2898070.
[21] Huang X, Yu T, Sukharev V et al. Physics-based electromigration assessment for power grid networks. In Proc. the 51st ACM/EDAC/IEEE Design Automation Conference, June 2014. DOI:10.1145/2593069.2593180.
[22] Li D, Marek-Sadowska M, Nassif S. T-VEMA:A temperature-and variation-aware electromigration power grid analysis tool. IEEE Transactions on Very Large Scale Integration Systems, 2014, 23(10):2327-2331. DOI:10.1109/TVLSI.2014.2358678.
[23] Chau D S, Gupta A, Chiu C P et al. Impact of different flipchip bump materials on bump temperature rise and package reliability. In Proc. the 2005 International Symposium on Advanced Packaging Materials:Processes, Properties and Interfaces, March 2005, pp.90-93. DOI:10.1109/ISAPM.2005.1432054.
[24] Chiang T, Banerjee K, Saraswat K. Compact modeling and SPICE-based simulation for electrothermal analysis of multilevel ULSI interconnects. In Proc. the 2001 IEEE/ACM International Conference on Computer Aided Design, November 2001, pp.165-172. DOI:10.1109/ICCAD.2001.968613.
[25] Nassif S R. Power grid analysis benchmarks. In Proc. the 2008 Asia and South Pacific Design Automation Conference, March 2008, pp.376-381. DOI:10.1109/ASPDAC.2008.4483978.
[26] Kang L, Cai Y, Zou Y et al. Fast decoupling capacitor budgeting for power/ground network using random walk approach. In Proc. the 2007 Asia South Pacific Design Automation Conference, January 2007, pp.751-756. DOI:10.1109/ASPDAC.2007.358079.
[1] Yuan-Qing Cheng, Lei Zhang, Yin-He Han, and Xiao-Wei Li. TSV Minimization for Circuit — Partitioned 3D SoC Test Wrapper Design [J]. , 2013, 28(1): 119-128.
[2] Xu Sun, Hou-Feng Wang, and Bo Wang. Predicting Chinese Abbreviations from Definitions: An Empirical Learning Approach Using Support Vector Regression [J]. , 2008, 23(4 ): 602-611 .
[3] Masayuki Hirayama[1], Osamu Mizuno[2], and Tohru Kikuno[2]. Analysis of Software Test Item Generation—Comparison Between High Skilled and Low Skilled Engineers [J]. , 2005, 20(2): 0-0.
Full text



[1] Zhou Di;. A Recovery Technique for Distributed Communicating Process Systems[J]. , 1986, 1(2): 34 -43 .
[2] Chen Shihua;. On the Structure of Finite Automata of Which M Is an(Weak)Inverse with Delay τ[J]. , 1986, 1(2): 54 -59 .
[3] Wang Jianchao; Wei Daozheng;. An Effective Test Generation Algorithm for Combinational Circuits[J]. , 1986, 1(4): 1 -16 .
[4] Chen Zhaoxiong; Gao Qingshi;. A Substitution Based Model for the Implementation of PROLOG——The Design and Implementation of LPROLOG[J]. , 1986, 1(4): 17 -26 .
[5] Huang Heyan;. A Parallel Implementation Model of HPARLOG[J]. , 1986, 1(4): 27 -38 .
[6] Zheng Guoliang; Li Hui;. The Design and Implementation of the Syntax-Directed Editor Generator(SEG)[J]. , 1986, 1(4): 39 -48 .
[7] Huang Xuedong; Cai Lianhong; Fang Ditang; Chi Bianjin; Zhou Li; Jiang Li;. A Computer System for Chinese Character Speech Input[J]. , 1986, 1(4): 75 -83 .
[8] Xu Xiaoshu;. Simplification of Multivalued Sequential SULM Network by Using Cascade Decomposition[J]. , 1986, 1(4): 84 -95 .
[9] Tang Tonggao; Zhao Zhaokeng;. Stack Method in Program Semantics[J]. , 1987, 2(1): 51 -63 .
[10] Zhong Renbao; Xing Lin; Ren Zhaoyang;. An Interactive System SDI on Microcomputer[J]. , 1987, 2(1): 64 -71 .

ISSN 1000-9000(Print)

CN 11-2296/TP

Editorial Board
Author Guidelines
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
  Copyright ©2015 JCST, All Rights Reserved