Loading...




Bimonthly    Since 1986
ISSN 1000-9000(Print)
/1860-4749(Online)
CN 11-2296/TP
Indexed in:
SCIE, Ei, INSPEC, JST, AJ, MR, CA, DBLP, etc.
Publication Details
Edited by: Editorial Board of Journal Of Computer Science and Technology
P.O. Box 2704, Beijing 100190, P.R. China
Sponsored by: Institute of Computing Technology, CAS & China Computer Federation
Undertaken by: Institute of Computing Technology, CAS
Published by: SCIENCE PRESS, BEIJING, CHINA
Distributed by:
China: All Local Post Offices
Other Countries: Springer
 
ip访问总数:
ip当日访问总数:
当前在线人数:
  • Table of Content
      10 October 1986, Volume 1 Issue 4 Previous Issue    Next Issue
    For Selected: View Abstracts Toggle Thumbnails
    Articles
    An Effective Test Generation Algorithm for Combinational Circuits
    Wang Jianchao; Wei Daozheng;
    Journal of Computer Science and Technology, 1986, 1 (4): 1-16. 
    Abstract   PDF(726KB) ( 1156 )   Chinese Summary
    In this paper,an analysis of backtrack behavior in PODEM(the test generation algorithmfor combinational circuits presented by P.Goel)is given.It is pointed out that there are stillmany unnecessary backtracks in PODEM on some occasions.A new test generation algorithmnamed IPODEM is therefore proposed in this paper.IPODEM is an improvement over PODEMwith emphasis on backtrack of decision tree.A new backtrack approach is developed in thisalgorithm.It is shown that only O(j)of backtrack consumption is needed in...
    References | Related Articles | Metrics
    A Substitution Based Model for the Implementation of PROLOG——The Design and Implementation of LPROLOG
    Chen Zhaoxiong; Gao Qingshi;
    Journal of Computer Science and Technology, 1986, 1 (4): 17-26. 
    Abstract   PDF(420KB) ( 1245 )   Chinese Summary
    Since PROLOG has been chosen as the Fifth Generation Computer s Kernal Language,it is presently one of the hottest topics among computer scientists all over the world.Recently,the implementation technique and the application of PROLOG have been developed rapidly.In this paper,a new implementation scheme for PROLOG is proposed.The scheme is based on the substitution of instantiated veriable values.It has many advantages,such as a higher running speed,less main memory requirement,and easier to be implemented....
    References | Related Articles | Metrics
    A Parallel Implementation Model of HPARLOG
    Huang Heyan;
    Journal of Computer Science and Technology, 1986, 1 (4): 27-38. 
    Abstract   PDF(516KB) ( 1039 )   Chinese Summary
    In this paper,a new parallel logic programming language——HPARLOG developed by us is described,and a new scheme for the AND-parallelism implementation in logic programming language is proposed.This scheme not only resolves the instantiation conflict on sharing- variables,thoroughly explores the parallelism of the programs with incrementally constructed data structure,but also decreases the dynamic complexity of the programs.In addition,a pscudo-copy based memory management scheme to enhance the locality of g…
    References | Related Articles | Metrics
    The Design and Implementation of the Syntax-Directed Editor Generator(SEG)
    Zheng Guoliang; Li Hui;
    Journal of Computer Science and Technology, 1986, 1 (4): 39-48. 
    Abstract   PDF(468KB) ( 1171 )   Chinese Summary
    SEG is a syntax-directed editor generator consisting of three parts:Meta,a meta language which describes BNF-like syntax;a parser,which parses the syntax descriptions written in Meta and generates their driver tables;a syntax-directed editor,which performs editing operations using a table.Similar to its ancestors(e.g.CPS,Gandalf),SEG is characterized by the following features:i)it is for a variety of languages so that the editor of a specific language can be easily produced;ii)multifile can be edited in mul…
    References | Related Articles | Metrics
    Generalized Parallel Signature Analyzers with External Exclusive-OR Gates
    Shen Li; Stephen Y.H.Su;
    Journal of Computer Science and Technology, 1986, 1 (4): 49-61. 
    Abstract   PDF(569KB) ( 1045 )   Chinese Summary
    A new generalized parallel signature analyzer with external Exclusive-OR gates(GPSA-EE)is presented.It allows the signature analyzer to have twice the number of inputs compared with an original parallel signature analyzer.The equivalence between a GPSA-EE and an SSA-EE(serial signature analyzer)is established.Using the concept of multiple signatures,the error detection capability of signature analyzer can be enhanced by changing the connection between signature analyzer and circuit-under-test, or changing t…
    References | Related Articles | Metrics
    A Built-in Test Pattern Generator
    Min Yinghua; Han Zhide;
    Journal of Computer Science and Technology, 1986, 1 (4): 62-74. 
    Abstract   PDF(244KB) ( 1330 )   Chinese Summary
    Built-in testing is currently of more concern due to the difficulties in testing a VLSI by using an external tester.In addition,Built-In Testing is also necessary for on-line testing and a fault-tolerant computing system.Using a Linear Feedback Shift Register(LFSR)as a built-in test pattern generator(BITPG)is a realistic and simple approach.An LFSR with maximum length can generate pseudo-random test patterns or all non-null vectors for exhaustive testing. This paper presents an LFSR design with non-maximum …
    References | Related Articles | Metrics
    A Computer System for Chinese Character Speech Input
    Huang Xuedong; Cai Lianhong; Fang Ditang; Chi Bianjin; Zhou Li; Jiang Li;
    Journal of Computer Science and Technology, 1986, 1 (4): 75-83. 
    Abstract   PDF(359KB) ( 1307 )   Chinese Summary
    In this paper,we introduce a speaker-dependent isolated word recognizer which is dedicated for Chinese character input.The method presented here offers an effective solution to the large-vocabulary recognition problem by carrying out recognition hierachically.The vocabulary consists of 800 to 1000 words.The average recognition rate is 90% when monosyllable words takes up one third of the vocabulary.Recognition rate can reach 95% by selecting from the top 20 candidates.
    References | Related Articles | Metrics
    Simplification of Multivalued Sequential SULM Network by Using Cascade Decomposition
    Xu Xiaoshu;
    Journal of Computer Science and Technology, 1986, 1 (4): 84-95. 
    Abstract   PDF(476KB) ( 1128 )   Chinese Summary
    An efficient method for simplifying a multivalued SULM network is presented in this aper.This method employs a cascade decomposition on a multivalued sequential machine M. At first we decompose M into two simpler machines M/π and M′.Instead of the traditional normal tree type network,a simpler SULM network that can realize M can be constructed by cascading M/π and M′.
    References | Related Articles | Metrics
  Journal Online
Just Accepted
Archive
Top Cited Papers
Top 30 Most Read
Paper Lists of Areas
Surveys
Special Issues
  Download
   ScholarOne Manuscripts
   Log In

User ID:

Password:

  Forgot your password?

Enter your e-mail address to receive your account information.

ISSN 1000-9000(Print)

         1860-4749(Online)
CN 11-2296/TP

Home
Editorial Board
Author Guidelines
Subscription
Journal of Computer Science and Technology
Institute of Computing Technology, Chinese Academy of Sciences
P.O. Box 2704, Beijing 100190 P.R. China
Tel.:86-10-62610746
E-mail: jcst@ict.ac.cn
 
  Copyright ©2015 JCST, All Rights Reserved