We use cookies to improve your experience with our site.

Indexed in:

SCIE, EI, Scopus, INSPEC, DBLP, CSCD, etc.

Submission System
(Author / Reviewer / Editor)
Advanced Search
Volume 20 Issue 6
November  2005
Turn off MathJax
Article Contents
Abstract
References
Yi-Ci Cai, Xin Zhao, Qiang Zhou, Xian-Long Hong. Shielding Area Optimization Under the Solution of Interconnect Crosstalk[J]. Journal of Computer Science and Technology, 2005, 20(6): 901-906.
Citation: Yi-Ci Cai, Xin Zhao, Qiang Zhou, Xian-Long Hong. Shielding Area Optimization Under the Solution of Interconnect Crosstalk[J]. Journal of Computer Science and Technology, 2005, 20(6): 901-906.
shu

Shielding Area Optimization Under the Solution of Interconnect Crosstalk

  • Department of Computer Science and Technology, Tsinghua University, Beijing 100084, P.R. China

More Information
  • Received Date: June 15, 2004
  • Revised Date: May 07, 2005
  • Published Date: November 14, 2005
    Abstract
  • As the technology advances into deep sub-micron era, crosstalk reduction is of paramount importance for signal integrity. Simultaneous shield insertion and net ordering (SINO) has been shown to be effective to reduce both capacitive and inductive couplings. As it introduces extra shields, area minimization is also critical for an efficient SINO algorithm. In this paper, three novel algorithms using fewer shields to solve crosstalk reduction problem with RLC noise constraint are proposed, namely, net coloring (NC), efficient middle shield insertion (EMSI) and NC+EMSI two-step algorithm. Compared with the corresponding algorithms in previous work, these algorithms can reduce shielding area up to 25.77% , 46.19%, and 7.17% , respectively, with short runtime.
    • FullText(HTML)
    • References (20)
  • [1]
    He L, Lepak K M. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. In Proc. International Symposiums on Physical Design , San Diego, CA, April 9--12, 2000, pp.55--60.
    [2]
    Gao T, Liu C L. Minimum crosstalk channel routing. In Proc. the IEEE Int. Conf. Computer-Aided Design , Santa Clara, CA, Nov. 7--11, 1993, pp.692--696.
    [3]
    Gao T, Liu C L. Minimum crosstalk switchbox routing. In Proc. the IEEE Int. Conf. Comupter-Aided Design , San Jose, CA, Nov. 6--10, 1994, pp.610--615.
    [4]
    Yim J S, Kyung C M. Reducing cross-coupling among interconnect wires in deep-submicron datapath design. In Proc. ACM/IEEE Design Automation Conference , New Orleans, LA, June 21--25, 1999, pp.485--489.
    [5]
    Xue T, Kuh E S. Post global routing crosstalk synthesis. IEEE Trans. CAD , Dec. 1997, 16(12): 1418--1430.
    [6]
    Chang C C, Cong J. Pseudo pin assignment with crosstalk noise control. In Proc. International Symposiums on Physical Design , San Diego, CA, April 9--12, 2000, pp.41--47.
    [7]
    Jinan Lou, Wei Chen. Cross talk driven placement. In Proc. the Asia and South Pacific Design Automation Conference'03 , Japan, Jan. 21--23, 2003, pp.735--740.
    [8]
    Lepak K M, Luwandi I, He L. Shield insertion and net ordering under explicit RLC noise constraint. In Proc. ACM/IEEE Design Automation Conference , Las Vegas, NV, June 18--22, 2001, pp.199--202.
    [9]
    He L. Interconnect Modeling and Design with Consideration of On-Chip Inductance. Chapter 5 in -Layout Optimization in VLSI Designs , Du D Z, Sapatnekar S (eds.), Norwell, MA: Kluwer, 2001, pp.155--190.
    [10]
    Yehia M, Steve M, Jamil K et al. Managing on-chip inductive effects. IEEE Trans. VLSI , Dec. 2002, 10(6): 789--798.
    [11]
    Cai Yici, Zhao Xin, Hong Xianlong. Progress and research on interconnects crosstalk in deep submicron technology. Chinese Journal of Semiconductors , 2003, 24(11): 1121--1129.
    [12]
    Lepak K M, Xu M, Chen J, He L. Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization. ACM Trans. Design Automation of Electronic System , 2004, 9(3): 290--309.
    [13]
    Chen J, He L. Determination of worst-case crosstalk noise for non-switching victims in GHz+ interconnects. In Proc. the Asia and South Pacific Design Automation Conference'03 , Japan, Jan. 21--24, 2003, pp.162--167.
    [14]
    Venkatesan R, Davis J A, Meindl J D. Compact distributed RLC interconnect models---Part IV: Unified models for time delay, crosstalk, and repeater insertion. IEEE Trans. Electron Devices , April 2003, 50(4): 1094--1102.
    [15]
    He L, Xu M. Modeling and layout optimization for on-chip inductive coupling. U. Wisconsin at Madison, Technical Report ECE-00-1.
    [16]
    Lin S, Chang N, Nakagawa O S. Quick on-chip selfand mutual-inductance screen. In Proc. Int. Symposium on Quality of Electronic Design , San Jose, CA, March 20--22, 2000, pp.513--520.
    [17]
    Xiong Junjun, He Lei. Full-chip routing optimization with RLC crosstalk budgeting. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems , March 2004, 23(3): 366--377.
    [18]
    Ruehli A. Equivalent circuit models for three-dimensional multiconductor systems. IEEE Trans. MIT , 1974, pp.216--221.
    [19]
    He L, Chang N, Lin S, Nakagawa O S. An efficient inductance modeling for on-chip interconnects. In Proc. the IEEE 1999 Custom Integrated Circuits Conference , San Diego, CA, May 16--19, 1999, pp.457--460.
    [20]
    Ma J D, He L. Formulae and applications of interconnect estimation considering shielding insertion and net ordering. In Proc. the IEEE Int. Conf. Computer-Aided Design , San Jose, CA, Nov. 4--8, 2001, pp.327--332.
    • Relative Articles
  • Supplements (0)

Catalog

    Get Citation
    XML
    Article views (18) PDF downloads (1111) Cited by()
    Related

    Copyright ©2025 JCST, All Rights Reserved     京ICP备05002829号-1

    Institute of Computing Technology, Chinese Academy of Sciences
    P.O. Box 2704, Beijing 100190, P.R. China

    Tel.: 86-10-62610746 E-mail: jcst@ict.ac.cn

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return