Loading [MathJax]/jax/output/SVG/jax.js
We use cookies to improve your experience with our site.

Indexed in:

SCIE, EI, Scopus, INSPEC, DBLP, CSCD, etc.

Submission System
(Author / Reviewer / Editor)
Li Zhang, Don Xie, Di Wu. Improved FFSBM Algorithm and Its VLSI Architecture for AVS Video Standard[J]. Journal of Computer Science and Technology, 2006, 21(3): 378-382.
Citation: Li Zhang, Don Xie, Di Wu. Improved FFSBM Algorithm and Its VLSI Architecture for AVS Video Standard[J]. Journal of Computer Science and Technology, 2006, 21(3): 378-382.

Improved FFSBM Algorithm and Its VLSI Architecture for AVS Video Standard

More Information
  • Received Date: October 23, 2005
  • Revised Date: March 26, 2006
  • Published Date: May 14, 2006
  • The Video part of AVS (Audio Video Coding Standard) hasbeen finalized recently. It has adopted variable block size motioncompensation to improve its coding efficiency. This has brought heavycomputation burden when it is applied to compress the HDTV (highdefinition television) content. Based on the original FFSBM (fast fullsearch blocking matching), this paper proposes an improved FFSBMalgorithm to adaptively reduce the complexity of motion estimationaccording to the actual motion intensity. The main idea of the proposedalgorithm is to use the statistical distribution of MVD (motion vectordifference). A VLSI (very large scale integration) architecture is alsoproposed to implement the improved motion estimation algorithm.Experimental results show that this algorithm-hardware co-design givesbetter tradeoff of gate-count and throughput than the existing ones andis a proper solution for the variable block size motion estimation inAVS.
  • [1]
    Audio Video Coding Standard Working Group of China. Video coding standard 1.0. November, 2003, Beijing, China.
    [2]
    Draft ITU-T recommendation and final draft international standard for joint video specification (ITU-T Rec. H.264 | ISO/IEC 14496-10 AVC). ITU-T SG16 Q.6 (VCEG) and ISO/IEC JTC 1/SC 29/WG 11 (MPEG), JVT-G050r1, May 2003, Pattaya.
    [3]
    Li R, Zeng B, Liou M L. A new three-step search algorithm for block motion estimation. IEEE Trans. Circuits Syst. Video Technol., \rm Aug. 1994, 4(8): 438--442.
    [4]
    Liu L K, Peig E. A block-based gradient descent search algorithm for block motion estimation in video coding. IEEE Trans. Circuits Syst. Video Technol., \rm Aug. 1996, 6(8): 419--423.
    [5]
    Tham J Y, Ranganath S, Ranganath M, Kassim A A. A novel unrestricted center biased diamond search algorithm for block motion estimation. IEEE Trans. Circuits Syst. Video Technol., \rm Aug. 1998, 8(8): 369--377.
    [6]
    Ce Zhu, Xiao Lin, Lap-Pui Chau. Hexagon-based search pattern for fast block motion estimation. IEEE Trans. Circuits Syst. Video Technol, \rm May 2002, 12(5): 349--355.
    [7]
    Zhibo Chen, Zhou Peng, Yun He. Fast integer pel and fractional pel motion estimation for JVT. JVT-F017, \rm December 2002.
    [8]
    Yang K M, Sun M T, Wu L. A family of VLSI design for the motion compensation block matching algorithm. IEEE Trans. Circuits Syst. Video Technol., \rm Oct. 1989, 36(10): 1317--1325.
    [9]
    K Nuno Roma, Leonel Sousa. A new efficient VLSI architecture for full search block matching motion estimation. In VLSI-SOC, \rm Montpellier, France, 2001, pp.253--264.
    [10]
    Chuan-Yu Cho, Shiang-Yang Huang, Jia-Shung Wang. An embedded merging scheme for H.264/AVC motion estimation. In International Conference on Image Processing, \rm Barcelona, Spain, September 14--17, 2003, 1: 909--912.
    [11]
    Sheng Zhou, Xie Shiqian, Pan Chengyi (eds.). Probability and Statistics. Higher Education Press, 1997.
    [12]
    AVS reference software RM52C.
    [13]
    SWee Yeow Yap, John V Mcanny. A VLSI architecture for advanced video coding motion estimation. In IEEE 14th Int. Conf. Application-specific Systems, Architectures and Processors, \rm Hague, Netherlands, June 24--26, 2003, pp.293--301.
  • Related Articles

    [1]Kai Liu, Ke-Yan Wang, Yun-Song Li, Cheng-Ke Wu. A Novel VLSI Architecture for Real-Time Line-Based Wavelet Transform Using Lifting Scheme[J]. Journal of Computer Science and Technology, 2007, 22(5): 661-672.
    [2]Jun-Hao Zheng, Lei Deng, Peng Zhang, Don Xie. An Efficient VLSI Architecture for Motion Compensation of AVS HDTV Decoder[J]. Journal of Computer Science and Technology, 2006, 21(3): 370-377.
    [3]Ji-Gang Wu, Thambipillai Srikanthan. Power Efficient Sub-Array in Reconfigurable VLSI Meshes[J]. Journal of Computer Science and Technology, 2005, 20(5): 647-653.
    [4]Dian Zhou, Rui-Ming Li. Design and Verification of High-Speed VLSI Physical Design[J]. Journal of Computer Science and Technology, 2005, 20(2): 147-165.
    [5]DONG SheQin, HONG XianLong, WU YuLiang, GU Jun. Deterministic VLSI Block Placement Algorithm Using Less Flexibility First Principle[J]. Journal of Computer Science and Technology, 2003, 18(6).
    [6]LIU Thnpei. Orthogonal Drawings of Graphs for the Automation of VLSI Circuit Design[J]. Journal of Computer Science and Technology, 1999, 14(5): 447-459.
    [7]Li Wei, Yang Qiaolin. Functional-Level Fault Simulation with Concurrent and Parallel Mechanisms Using Object-Oriented VLSI Model[J]. Journal of Computer Science and Technology, 1998, 13(2): 147-160.
    [8]Liu Hong, Wang Wenhong, Zhang Defu. A Methodology for Mapping and Partitioning Arbitrary N-Dimensional Nested Loops into 2-Dimensional VLSI Arrays[J]. Journal of Computer Science and Technology, 1993, 8(3): 31-42.
    [9]Xu Meirui, Liu Xiaolin. A VLSI Algorithm for Calculating the Tree to Tree Distance[J]. Journal of Computer Science and Technology, 1993, 8(1): 68-76.
    [10]Feng Yulin. Recursive Implementation of VLSI Circuits[J]. Journal of Computer Science and Technology, 1986, 1(2): 72-82.

Catalog

    Article views (16) PDF downloads (1399) Cited by()
    Related

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return