SCIE, EI, Scopus, INSPEC, DBLP, CSCD, etc.
Citation: | Li Zhongcheng, Min Yinghua. Pseudo-Random Test Generation for Large Combinational Circuits[J]. Journal of Computer Science and Technology, 1992, 7(1): 19-28. |
[1] |
P.H.Bardell et al., Built-In Test for VLSI:Pseudorandom Techniques .Wiley Somerset,NJ,1987.
|
[2] |
E.J.McCluskey, Logic Design Principles: With Emphasis on Testable Semicustom Circuits. Englewood Cliffs, NJ:Prentice-Hall, 1986.
|
[3] |
K.D.Wagner et al., Pseudo-random testing .IEEE Trans. Corrput., 1987, C-36 (3), 332-343.
|
[4] |
Y.K.Malaiya and S.Yang, The coverage problem for random testing. Proc.IEEE Int'l Test Conf., Nov.1984,237-245.
|
[5] |
J.A.Waicukauski el al., Fault simulation for structured VLSI.VLSI Systems Iksign, 1985, 6(12), pp20. ………….
|