We use cookies to improve your experience with our site.
Wei Daozheng. Parallel Critical Path Tracing——A Fault Simulation Algorithm for Combinational Circuits[J]. Journal of Computer Science and Technology, 1990, 5(2): 156-163.
Citation: Wei Daozheng. Parallel Critical Path Tracing——A Fault Simulation Algorithm for Combinational Circuits[J]. Journal of Computer Science and Technology, 1990, 5(2): 156-163.

Parallel Critical Path Tracing——A Fault Simulation Algorithm for Combinational Circuits

  • Critical path tracing,a fault simulation method for gate-level combinational circuits,is extended to the parallel critical path tracing for functional block-level combinational circuits.If the word length of the host computer is m,then the parallel critical path tracing will be approximately m times faster than the original one.
  • loading

Catalog

    /

    DownLoad:  Full-Size Img  PowerPoint
    Return
    Return