SCIE, EI, Scopus, INSPEC, DBLP, CSCD, etc.
Citation: | Xiang-Dong Hu, Yong Guo, Ying Zhu, Xin Guo, Peng Wang. Design and Application of Instruction Set Simulator on Multi-Core Verification[J]. Journal of Computer Science and Technology, 2010, 25(2): 267-273. |
[1] |
Robinson W H, Alles M L, Bapty T A et al. Soft error considerations for multicore micro-processor design. In Proc. IEEE International Conference on Integrated Circuit Design and Technology, Austin, USA, May 30-June 1, 2007, pp.1-4.
|
[2] |
Hu W, Wang J, Gao X et al. Godson-3: A scalable multicore RISC processor with X86 emulation. IEEE Micro, 2009, 29(2): 17-29.
|
[3] |
Rosenblum M, Varadajan M. SimOS: A fast operating system simulation environment. Technical Report, CSL-TR-94-631, Stanford University, 1994.
|
[4] |
Martin M M, Sorin D J, Beckmann B M et al. Multifacet’s general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News, 2005, 33(4): 92-99.
|
[5] |
Glamm B, Lilja D J. Automatic verification of instruction set simulation using synchronized state comparison. In Proc. the 34th Annual Simulation Symposium (SS 2001), Seattle, USA, April 22-26, 2001, pp.72-77.
|
[6] |
Taylor S, Quinn M, Brown D et al. Functional verification of a multiple-issue, out-of-order, superscalar alpha processor — The DEC Alpha 21264 microprocessor. In Proc. the 35th Conference on Design Automation, San Francisco, California, USA, June 15-19, 1998, pp.638-643.
|
[7] |
Josseo Yim, Park C, Yang W et al. Design verification of complex microprocessors. In Proc. IEEE Asia Pacific Conference on Circuits and Systems, Seoul, Korea, Nov. 18-21, 1996, pp.441-448.
|
[8] |
Semeria L, Ghosh A. Methodology for hardware/software coverification in C/C++. In Proc. ASP-DAC 2000, Yokohama, Japan, Jan. 25-28, 2000, pp.405-408.
|
[9] |
Kumar J. UltraSPARC processor emulation verification: Getting HW/SW right the first time. In Proc. DesignCon 2007, Santa Clara, USA, Jan. 29-Feb. 1, 2007, pp.1-17.
|
[10] |
Wu Y, Yu L, Lan L et al. A coverage-driven constraint random-based functional verification method of memory controller. In Proc. the 19th IEEE/IFIP International Symposium on Rapid System Prototyping, Monterey, USA, June 2-5, 2008, pp.99-104.
|
[11] |
Anderson T L. Open verification methodology: Fulfilling the promise of system verilog. Information Quarterly, 2008, 7(1): 52-54.
|
[12] |
Spear C. SystemVerilog for Verification. A Guide to Learning the TestBench Language Features. Springer, 2008, pp.382419.
|
[13] |
MacBeth J S, Heinz D, Gary K. An assembler driven verification methodology (ADVM). In Proc. Design, Automation and Test in Europe Conference and Exposition (DATE 2005), Munich, Germany, March 7-11, 2005, pp.278-283.
|
[14] |
Aharon A, Goodman D, Levinger M et al. Test program generation for functional verification of PowerPC processors in IBM. In Proc. IEEE/ACM 32nd Design Automation Conference (DAC), Philadelphia, Pennsylvania, Sept. 10-13, 2006, pp.279-285.
|
[1] | Erika Rosas, Nicolás Hidalgo, Veronica Gil-Costa, Carolina Bonacic, Mauricio Marin, Hermes Senger, Luciana Arantes, Cesar Marcondes, Olivier Marin. Survey on Simulation for Mobile Ad-Hoc Communication for Disaster Scenarios[J]. Journal of Computer Science and Technology, 2016, 31(2): 326-349. DOI: 10.1007/s11390-016-1630-x |
[2] | Swapan Bhattacharya, Anirban Banerjee, Shibdas Bandyopadhyay. CORBA-Based Analysis of Multi Agent Behavior[J]. Journal of Computer Science and Technology, 2005, 20(1). |
[3] | FENG Jinhui, CHEN Yanyun, YAN Tao, WU Enhua. Leaf Movement Simulation[J]. Journal of Computer Science and Technology, 2001, 16(2). |
[4] | ZHAN Yongzhao, SONG Snunlin, XIE Li. Demand Priority Protocol Simulation and Evaluation[J]. Journal of Computer Science and Technology, 1999, 14(6): 599-605. |
[5] | Li Wei, Yang Qiaolin. Functional-Level Fault Simulation with Concurrent and Parallel Mechanisms Using Object-Oriented VLSI Model[J]. Journal of Computer Science and Technology, 1998, 13(2): 147-160. |
[6] | Xu Yingqing, Su Cheng, Qi Dongxu, Li Hua, Liu Shenquan. Simulation of Waters[J]. Journal of Computer Science and Technology, 1997, 12(5): 408-413. |
[7] | Lin Chengiiang, Li Sanli. Strategy and Simulation of Adaptive RID for Distributed Dynamic Load Balancing in Parallel Systems[J]. Journal of Computer Science and Technology, 1997, 12(2): 113-120. |
[8] | Shi Yin, Wei Daozheng. Accelerated Techniques in Stem Fault Simulation[J]. Journal of Computer Science and Technology, 1996, 11(6): 551-561. |
[9] | Xu Meihe, Tang Zesheng. A Boundary Element Method for Simulation of Deformable Objects[J]. Journal of Computer Science and Technology, 1996, 11(5): 497-506. |
[10] | Wei Daozheng. Parallel Critical Path Tracing——A Fault Simulation Algorithm for Combinational Circuits[J]. Journal of Computer Science and Technology, 1990, 5(2): 156-163. |