Architecture of the matrix processing unit (MPU), which consists of an array of $ P_{x} \times P_{y} $ matrix processing elements (MPEs) and a buffer controller. (a) MPU architecture. (b) MPE architecture.

RIS(for EndNote,Reference Manager,ProCite)

BibTex